



# **2D Silicon Interposer**

Rev 1.0 Application Note

IPDiA has been a pioneering Silicon interposer platform since early 2000. With more than 100 million silicon interposers delivered in various markets, IPDiA is clearly recognized as a market leader.

The IPDiA interposer product offering includes a huge variety of solutions, from Basic 2D interposers to advanced 3D interposers with passive components built in the Silicon, in order to meet all your interposer requirements.





# 2D Silicon Interposer





The IPDiA 2D silicon interposer is the perfect solution for applications with major size constraints. Thanks to the redistribution layer capability combined with the IPDiA Integrated Passive Device technology, most of the components required for the application can be integrated or soldered on top of the silicon interposer.

#### **Key features**


- 2 metal layers minimum
- Thickness 300 µm
- Very low leakage currents
- 2 metal line space: 5 μm minimum
- Integrated passive components
- 250 nF/mm<sup>2</sup> trench capacitors with high stability and low ESR
- High quality factor inductors Q > 80 at 10 GHz
- Polysilicon resistors with excellent matching





### **Key benefits**

- Huge system size reduction
- Perfect CTE matching
- Bumping and flip-chip or die attach and wire-bonding
- Native redistribution and fanout
- Compliant with :
  - Organic platform (FR4, PCB, Flex, etc.)
  - o Ceramic platform Package substrate
  - Glass platform
  - o Metallic lead-frame platform



## **IPDiA Silicon Interposer main applications**

- Space transformer, from semiconductor pitch to applicative substrate pitch with layout redistribution and space saving.
- Wafer level packaging solution.
- Interposer in Semiconductor IC Package with decoupling capacitors and redistribution layers.
- System integration platform with integrated passives, active bare dies, and Xtal, SMD.

Rev 1.0 2 of 5



## Silicon Interposer comparison with alternative technologies

|   | Printed Circuit Board (PCB)                               | Thick/thin flex                                       | Ceramic                                       | Silicon<br>Interposer           |
|---|---|---|---|---------------------------------|
| Line width /<br>Spacing                                 | 90µm down to 65 µm for advanced PCB technologies          | 75µm down to 50µm for advanced thin flex technologies | 75 μm to 50 μm for advanced LTCC technologies | 5 μm                            |
|   | Accuracy around 25µm                                      | Accuracy around 15µm                                  | Accuracy around<br>15 µm or less for<br>LTCC  | Below 1µm                       |
| Metal layers<br>for signal and<br>routing<br>management | One metal layer in-<br>between 2 thick<br>laminated layer | Two layers for advanced flex technology               | One layer                                     | No limitation<br>(2 to 3 layer) |
| Via diameter  | 200 µm or below for advanced PCB                          | 150 µm for the best in class                          | 120 µm for advanced<br>LTCC                   | 75 μm or below                  |

Fig 1: Comparison on dimensions aspects


| Substrate             | Printed Circuit<br>Board (PCB)                          | Thick flex   | Ceramic  | Silicon<br>Interposer                                  |
|-----------------------|---|--|--|--|
| CTE1                  | ~ 20 ppm/K  | ~ 20 ppm/K   | ~ 10 ppm/K   | ~ 2 ppm/°C   |
|                       | Big CTE<br>mismatch with<br>DSP and<br>memories die set | Big CTE mismatch<br>with DSP and<br>memories die set | Slight CTE<br>mismatch with DSP<br>and memories die<br>set | No CTE<br>mismatch with<br>DSP and<br>memories die set |
| Temperature           | Limited to 250 °C with warpage                          | Lower than 200 °C<br>with polymer<br>degradation     | Higher than 400 °C   | Higher than<br>400 °C                                  |
| Process compatibility | Very good with SMD                                      | Intermediate with SMD                                | Good with SMD  | Good with SMD  |
|                       | Critical with silicon die set                           | Intermediate with silicon die set                    | Good with silicon die set                                  | Perfectly adjusted for silicon die set                 |

Fig.2: Comparison on thermal, thermo-mechanical and material aspects

Rev 1.0 3 of 5




#### **2D PICS Interposer examples**




Active die flip-chipped on the IPD

#### Market Application: AC/DC converter in CSP package

- Frequency range: 100 MHz
- Components: Resistors, capacitors, Inductor, Interconnects



Module architecture




Active die flip-chipped on the IPD 5 mm x 5 mm

#### Market Application : Cellular in HVQFN package

- IPD RF module (with 73 SMD embedded) for W-CDMA & GSM RF transceiver
- 850-950MHz & 1.7-1.9GHz
- RF Silicon carrier flip chipped on lead frame (SIP)
- Components: RF capacitors, RF inductors, RF baluns, loop filters, decoupling capacitors and RF ESD protections

#### **Digital TV (Dual TV Tuner)**




3 Active dies flip-chipped on the IPD 7.00 mm x 7.00 mm

- 2 tuners flipped on silicon Interposer
- SnAg galvanic bumps on actives die
- Capacitors, Resistor build in
- External Aluminum pads
- Module picked and place over laminated substrate (LGA package)

Rev 1.0 4 of 5



chipped on the IPD



Double flip-chip on foil

#### Medical (In-vivo T° monitoring)

- 3 die flipped over silicon Interposer
- Gold stud bumps on actives die
- Capacitors, Resistor and PIN Diode built in the interposer
- External solder balls (WLCSP)
- Module flipped over flex substrate

Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

