## HSSC SiCap $400 \mu \mathrm{~m}$ - NiAu finishing - Assembly by soldering



## General description

This document describes the attachment techniques recommended by Murata* for their HSSC silicon capacitors on the customer substrates. This document is non-exhaustive. Customers with specific attachment requirements or attachment scenarios that are not covered by this document should contact Murata. The solder printing is described in this document but other processes like solder jetting, pre-bumped capacitors... can also be used with the same recommendations.


## Handling precautions and storage

Silicon die must always be handled in a clean room environment (usually class 1000 (ISO 6)) but the assembled devices don't need to be handled in such an environment as the product is already well packed. The remaining quantities have to be repacked immediately after any process step, in the same conditions as before the opening (ESD bag + N2).

Store the capacitors in the manufacturer's package in the following conditions without a rapid thermal change in an indoor room:

- Temperature: -10 to 40 degree C
- Humidity: 30 to $70 \%$ RH

Avoid storing the capacitors in the following conditions:
(a) Ambient air containing corrosive gas. (Chlorine, Hydrogen sulfide, Ammonia, Sulfuric acid, Nitric oxide, etc.)
(b) Ambient air containing volatile or combustible gas
(c) In environments with a high concentration of airborne particles
(d) In liquid (water, oil, chemical solution, organic solvents, etc.)
(e) In direct sunlight
(f) In freezing environments

[^0]To avoid contamination and damage like scratches and cracks, our recommendations are:

- Die must never be handled with bare hands
- Avoid touching the active face
- Do not store and transport die outside protective bags, tubes, boxes, sawn tape
- Work only in ESD environments
- Plastic tweezers or a soft vacuum tool are recommended to remove the silicon die from the packing.

Standard packing is tape \& reel for die size larger than 0201 but silicon capacitors can be provided within waffle pack, gelpak or sawing frame. Please contact the Murata sales contact for drawing and references (mis@murata.com).

Pad opening

The top surface of the Murata silicon capacitors are protected with a mineral passivation. The finishing of the contact pads are in nickel gold (generally $5 \mu \mathrm{~m}$ nickel and $0.2 \mu \mathrm{~m}$ gold) conforming with the soldering process.


Murata recommends having an opening on the board which matches the pad of the capacitor (size, position and spacing) - see figure 1 . On the substrate, the metal layer can be larger than the varnish coating opening size but in this case, the varnish coating opening has to be mirror with the pad size of the capacitor. No need to change the metal landing pad of the PCB, only the opening in the varnish coating needs to be adjusted (see Figure 1). These recommendations will improve the die placement, tilting and will avoid the contact between the solder paste and the bare silicon die - see Figure 2.

Solder paste after reflow:


Figure 1: Solder paste after reflow - Targeted


Figure 2 : Solder paste after reflow-Rejected

Design of the board:


Figure 3: Opening of the metal layer on the customer substrate should match the pad of the silicon die

On the customer substrate, Murata recommends SMD (Solder Mask Design) to control the solder flowing on the tracks but NSMD (None Solder Mask Defined) can also be used with some precautions:


Nota: No varnish between two landing pads can be done. See figure below:
Solder Mask Defined:


Defined (SMD) PCB

None Solder Mask Defined:


In case of NSMD, it is recommended to place a varnish in the metal track to limit the risk of contact between the solder paste and the capacitor side.


Example \#3 of None Solder Mask Defined (NSMD) PCB

Landing pad for the PCB and die pad dimensions for the Murata silicon die:

| Silicon <br> Capacitor Type | Capacitor size ( $\mu \mathrm{m}^{2}$ ) | Capacitor thickness | $\begin{gathered} \mathrm{A} \\ (\mu \mathrm{~m}) \end{gathered}$ | $\begin{gathered} B \\ (\mu \mathrm{~m}) \end{gathered}$ | $\begin{gathered} C \\ (\mu \mathrm{~m}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0201 | $800 \times 600$ | $100 \mu \mathrm{~m}$ <br> minimum | 150 | 400 | 300 |
| 0402 | $1200 \times 700$ |  | 300 | 500 | 400 |
| 0603 | $1800 \times 1100$ |  | 400 | 900 | 800 |
| 0805 | $2200 \times 1400$ |  | 500 | 1200 | 1000 |
| 1206 | $3400 \times 1800$ |  | 600 | 1600 | 2000 |
| 1812 | $4700 \times 3600$ |  | 900 | 3400 | 2700 |

1- Solder printing of the substrate


Step D:


2- Picking of the silicon die and placement


3- Reflowing


4- Cleaning


## Solder print material and stencil printing recommendations

Solder pastes SnPb63/37 or SAC305 are usually used and recommended but other materials compatible with the die pad finishing are also possible.
In function of the die pad size, powder size could be adjusted. However, compared to type 3, type 6 limits the risk of tilting of the capacitor (see figure 2).

| ALLOY | COMPOSITION | SOLIDUS | LIQUIDUS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: |
| Sn63 | $63 \mathrm{Sn}, 37 \mathrm{~Pb}$ | $183^{\circ} \mathrm{C}$ | $183^{\circ} \mathrm{C}$ | Eutectic |
| SAC305 | $96,5 \mathrm{Sn}, 3 \mathrm{Ag}, 0.5 \mathrm{Cu}$ | $217^{\circ} \mathrm{C}$ | $217^{\circ} \mathrm{C}$ | Eutectic |

Water soluble and no clean flux can be used. In case of water soluble flux, remove the flux immediately after reflow to avoid the potential issue of leakage current between pads.

## Stencil design rules in function of the quality :



INOX LASER: $[(L * W) /(2 *(L+W) * T)]>0.66 \& W>1.5^{*} T$

NICKEL LASER: $\left[\left(L^{*} \mathrm{~W}\right) /(2 *(L+W) * T)\right]>0.53 \& W>1.2 * T$

ELECTROFORMED: $\left[\left(L^{*} \mathrm{~W}\right) /\left(2^{*}(\mathrm{~L}+\mathrm{W}) * \mathrm{~T}\right)\right]>0.44 \& \mathrm{~W}>1.0^{*} \mathrm{~T}$

And in all cases : W > 5 * powder size

A solder joint thickness of $40 \mu \mathrm{~m}+/-10$ is targeted to limit the risk of contact between the solder paste and the side of the capacitor. Such a contact would have a negative effect and would probably create a high leakage or a short circuit. Limited solder joint thickness will also avoid an excessive tilting of the capacitor.

For example, design of stencils done by Murata (SAC305 type 6 with $50 \%$ of flux):

| Silicon Capacitor Type | Stencil opening size <br> $\mu^{2}$ | Stencil thickness <br> $\mu \mathrm{m}$ | Stencil quality |
| :---: | :---: | :---: | :---: |
| $\mathbf{0 2 0 1}$ | $150 \times 320$ | 100 | ELECTROFORMED |
| $\mathbf{0 4 0 2}$ | $260 \times 369$ | 125 | NICKEL LASER |
| $\mathbf{0 6 0 3}$ | $300 \times 768$ | 125 | NICKEL LASER |
| $\mathbf{0 8 0 5}$ | $400 \times 960$ | 125 | NICKEL LASER |
| $\mathbf{1 2 0 6}$ | $500 \times 1229$ | 125 | NICKEL LASER |
| $\mathbf{1 8 1 2}$ | $650 \times 3012$ | 125 | NICKEL LASER |

Procedure for the solder joint measurement (After reflow):

STEP 1:


STEP 2:


## Pick and Place

The most common approach is with automatic equipment using vision assist to correct placement after picking but manual placement can also be done.

Using a rubber tip is particularly preferred for the die manipulation.
A minimum pressure of 50 grams and a maximum of 150 grams is recommended for the die placement on the solder paste.

## Reflow soldering

Murata recommends convection reflow but vapor phase reflow and infrared reflow could be also used.
The reflow must be carried out in accordance with the JEDEC standard.


Figure 4: Generic reflow profile according to JEDEC J-STD-020-C

| PROFILE FEATURE | SnPb 63/37 | SAC305 (Lead-Free Assembly) |
| :---: | :---: | :---: |
| Preheat/soak |  |  |
| Temperature min (Ts min) | $100^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ |
| Temperature max (Ts max) | $150^{\circ} \mathrm{C}$ | $200^{\circ} \mathrm{C}$ |
| Time (ts) from (Ts min to Ts max) | 60 to 120 s | 60 to 120 s |
| Ramp-up |  |  |
| Ramp-up rate (tL to tp) | $3^{\circ} \mathrm{C} / \mathrm{s}$ maximum | $3^{\circ} \mathrm{C} / \mathrm{s}$ maximum |
| Liquidus temperature(TL) | $183{ }^{\circ} \mathrm{C}$ | $217^{\circ} \mathrm{C}$ |
| Time (tL) maintained above TL | 60 s to 150 s | 60 s to 150 s |
| Peak temperature (Tp) | $220^{\circ} \mathrm{C}$ | $260^{\circ} \mathrm{C}$ |
| Time $25^{\circ} \mathrm{C}$ to peak temperature | 6 minutes maximum | 8 minutes maximum |
| Ramp-down |  |  |
| Ramp-down rate (Tp to TL) | $6^{\circ} \mathrm{C} / \mathrm{s}$ maximum | $6^{\circ} \mathrm{C} / \mathrm{s}$ maximum |

Flux removes tarnish films, maintains surface cleanliness and facilitates solder spread during attachment operations. The flux must be compatible with the soldering temperature and soldering times. In case of water soluble flux, please refer to the solder paste supplier for the cleaning and flux removal. Flux residues could be responsible for current leakage or short circuits. For optimum results, clean the circuits immediately after reflow.

[^1]
[^0]:    *Murata Integrated Passive Solutions

[^1]:    Murata Integrated Passive Solutions S.A. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.

