Silicon Based System-in-Package: a passive integration technology combined with advanced packaging and system based design tools to allow a breakthrough in miniaturization

F. Murray
Philips Semiconductors, 2, rue de la Girafe PO Box 5120, 14079 Caen, France
e-mail: franck.murray@philips.com

Abstract — The very large development of home and domestic electronic appliances as well as portable device has led the microelectronics industry to evolve in two complimentary directions: “More Moore” with the continuous race towards extremely small dimensions hence the development of SoCs (System on Chip) and more recently a new direction that we could name “More than Moore” with the integration of devices that were laying outside the chips and thus the creation of SiPs (System in Package). Even though one can oppose SoCs to SiPs, one of the intentions of this paper is to demonstrate that these two approaches are not in competition one with the other. We will show some examples of systems that integrate several SoCs. The technology presented is called Silicon Based System in Package. This new technology is based upon the integration of passive devices into Silicon. The four critical elements of this technology will be discussed in detail: passive integration, advanced packaging, new IC design development tools, and innovative testing.

Index Terms — Passive circuits, System analysis and design, Reliability, Packaging, Interconnections, Energy management, Integrated circuit design.

I. INTRODUCTION:
FROM “MORE MOORE” TO “MORE THAN MOORE”
Looking for the lowest cost per digital function has led the Semiconductors industry to innovate in the field of miniaturization at the individual device level, like decreasing the length of individual transistors to less than 20 nm and the surface of memory cells to less than 1µm². Since these technologies are using more and more complex process steps, materials and lithography techniques, the initial investment costs to create a new product have increased tremendously. This leads to more and more generic and programmable chips. These products are usually called Systems on Chip (SoC). Whereas this approach seems to be economically efficient when dealing with data processors, this standardization or even commoditization does not allow any product differentiation except through their embedded software or through their operating software. In addition, this miniaturization requires the use of more and more passive components such as inductors and capacitors that currently take up most of the printed circuit board area in consumer products for instance [1]. As these passive devices do not scale following the Moore’s law, their integration into the SoCs turn into a non cost-effective solution. Separate integration of those passive devices is an interesting alternative: it allows the optimization of both the passive and active devices on different technology platforms and the exploitation of this separate platform to integrate technologies that cannot be properly combined with advanced CMOS. For example, integration of MEMS or sensors becomes easier and cheaper [2]. One of the answers that we have brought to this paradigm is heterogeneous integration of multiple dies in a single package, also called System in Package (SiP). This multiple die integration is not new in itself but we have helped create a breakthrough thanks to efficient die to die interconnection processes as well as system level design that allow the integration of complex functions into standard miniature packages. This breakthrough was made possible thanks to the parallel development of the four following technology elements: passive integration, advanced packaging, advanced testing and system level multiple technology design. This is shown on Figure 1. The deployment of this program is what we have named “More than Moore”.

![Fig. 1: The four elements of the Philips silicon based SiP approach](image-url)
II. SiP VERSUS SOC

Many articles try to determine which solution is going to be the best between the SiP and SoC approaches. We prefer to present these two approaches as complementary ones. It is now clear that the SoC approach is the best suited one when we want to lower the cost per digital function. This is true for high volume products like microprocessors, standardized products like video or sound codecs, etc. The key challenge here is to manage the increased complexity caused by the wide variety of applications and emerging technical solutions. In addition, there is the innovator’s dilemma: how to balance investments in a new application based on unproven technology against the next generation of a predictable technology? When we want to integrate more flexible responses to more specialized products and when we look at the highest value per total system, then the SiP approach seems to be the most efficient: it allows the integration of several either already existing and/or dedicated dies together to create a new function without having to pay for long product development times and very expensive masksets. In particular several SoCs can be integrated in a SiP to create a new system. Figure 2 shows the example of recent mobile phone platforms where the both kinds of products are present.

Fig. 2: mother board of a mobile phone with several SiPs (RF transmission/reception and Bluetooth communication module) and a SoC (Baseband processor)

Figure 3 is another example where three existing SoCs using advanced CMOS have been combined in a single package to create a breakthrough in the size of a Set Top Box by creating a One Chip Set Top Box. In summary, we think that, at least during the next five to ten years, the two approaches will be complementary.

As indicated in the introduction, this approach is based upon four balanced pillars that were developed in parallel.

III. PASSIVE INTEGRATION

Passive integration is the first piece of the puzzle. It is very interesting in terms of miniaturization, but also in terms of performance. Very efficient and high quality factor capacitors and inductors have been integrated, allowing the creation of complete modules including active devices, filters, and decoupling capacitors. Some examples will be shown, in particular in the field of connectivity and cellular phones.

The solution proposed is the use of a substrate or interconnection die carrying the passive devices. The technology use for the making of this die is called PICS (for Passive Integration Connecting Substrate).

A. Capacitors

High-density MOS capacitors with 1-1000 nF capacitance, and values as high as 25-200 nF/mm² specific capacitance have been integrated in macroporous Si-wafers containing over 1 billion macropores [3-5].

To reach these high values, we have made the choice to use the third dimension inside the silicon. The structure of the integrated capacitors is shown in Figure 4.
The use of the third dimension allows us to reach these values with dielectric layers manufactured using
conventional front-end techniques like CVD and thermal
processing, hence the very high quality of these layers.
This was preferred to high k materials made with lower
temperature processes leading to higher defect densities.
These high k materials are also showing today some
significantly lower quality factors than for MOS structures
because of dielectric losses and piezoelectric relaxation
phenomena inside the material.
Superior decoupling performances in the GHz range have
been shown. Typically a series resistance of less than 100
mO and a parasitic inductance of less than 25 pH were
found for capacitors over 10 nF. This novel concept can be
an important step forward in improving the stability of
power-amplifier modules by replacing conventional SMD
technology.

Figure 5 shows the various nodes in the passive
integration roadmap that we have built.

Fig. 5: Silicon based Passive Integration Roadmap

C. Modeling

Bearing in mind that from the very beginning of this SiP
R&D activity we had planned to develop these passive
technologies together with IC-like design tools, we have
made the choice to develop models that were compatible
with this kind of design flow. Whereas models for
capacitors and resistors are quite simple, we have used
also compact and predictive models associated with
scalable inductor layouts to simplify the design and make
the simulations more accurate [6]. The combination of this
approach with the use of IC-like design tools has led to the
creation of passive devices libraries with many kinds of
scalable devices (p-cells).

IV. ADVANCED PACKAGING AND SIZE REDUCTION

The second element is advanced packaging. New
technologies, such as the assembly of Silicon chips onto
other Silicon chips, also referred to as “double flip chip”
has been used [7-8]. This has been made possible thanks
to the combination of the most advanced microbumping
and die placement techniques. Examples are shown in Figure 3 and Figure 6-7 where cross sections of products and top views are presented.

In addition to a tremendous reduction of size (up to a factor of 10 as shown on some examples in Table I) these techniques have also brought a better repeatability of system performance, thanks to a well-controlled placement of passive functions and to the possibility to tune the passive components to the real needed value.

### Table I

<table>
<thead>
<tr>
<th>Application</th>
<th>Size of the application (sizes in mm²)</th>
<th>Reduction factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>GSM transceiver</td>
<td>100 without with passive integration</td>
<td>3x</td>
</tr>
<tr>
<td>Bluetooth module</td>
<td>-</td>
<td>enabling</td>
</tr>
<tr>
<td>DECT radio module</td>
<td>400 without with passive integration</td>
<td>10x</td>
</tr>
<tr>
<td>TV on mobile</td>
<td>-</td>
<td>enabling</td>
</tr>
<tr>
<td>Set top Box</td>
<td>250 without with passive integration</td>
<td>4x</td>
</tr>
<tr>
<td>NFC solution</td>
<td>70 without with passive integration</td>
<td>2x</td>
</tr>
</tbody>
</table>

Same as for passive integration, we have built a SiP packaging roadmap shown in Figure 8.

![Fig. 8: Packaging roadmap](image)

**V. SYSTEM DESIGN AND SIMULATION**

The third element has been the development of design tools that allow a seamless system design for engineers used to IC design tools and flows.

Our Design Environment allows co-design of chips in multiple technologies and their integration in a single system. The first level is at the individual passive device level: like in the usual IC technologies, compact models, elementary libraries and libraries of more complex functions have been developed. The second level is at physical level: packaging and interconnections between the dies are part of the design flow. The third level deals with the electromagnetic, thermal and mechanical behaviors of the different dies inside the package. An example of thermal-mechanical simulation is shown in figure 9.

![Fig. 9: Examples of a thermo-mechanical simulation](image)
The complete approach is called Multi Technology Design Environment. It uses dynamic links between the various product databases and allows software based verification and error checks.

Finally, this IC-like Design Environment has contributed a lot to the adoption of the technology.

V. INNOVATIVE TESTING SOLUTIONS

Testing is the fourth element and is one of the economical enablers of the technology. The key words are: “known good die”, RF test, system test, etc. Some innovative RF probing and full-on wafer subsystem testing has been developed. Even though efficient test is not vital for the technical feasibility of this system integration, it becomes very quickly one of the most important enablers, especially when we deal with very high volumes of production.

VI. COMPETITIVE ANALYSIS

The field of SiP has shown some very intense activity in the last few years. As the technologies are not yet standardized and the solutions less unified than the ones we see in the Moore’s law race, several approaches compete with each other. Some have started from packaging and assembly technologies. They, of course, use the most advanced individual packaging techniques but do not bring the link to system level design. Some other approaches come from the discrete and passive device side. These bring some interesting technical solutions but again, no real link to a system level approach. Some examples will be shown during the presentation.

VII. CONCLUSION

In this paper, we have presented our approach to the integration of multiple technology dies inside a single package to create miniaturized integrated systems. This technology, called Silicon Based System in Package has demonstrated its potentialities thanks to the successful launch of several products representing a breakthrough in size and performance. The innovation relies not only in the individual technologies used, but rather in the parallel development and links that we have created between these elements to build this integral approach.

ACKNOWLEDGEMENT

These R&D activities are supported by the French Public Authorities as well as by the European Community through Eureka Program.

REFERENCES


