OBSOLETE PRODUCT₃ to 13.2V Input • 0.5V to 5.5V Output

Contact Factory for Replacement Model

D TECHNOLOGIES



Applications

- Low voltage, high density systems with Intermediate Bus Architectures (IBA)
- Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessor applications
- Desktops, servers, and portable computing
- Broadband, networking, optical, and communications systems
- Active memory bus terminators

Benefits

- Integrates digital power conversion with intelligent power management
- Eliminates the need for external power management components
- Completely programmable via industry standard serial communication bus
- One part that covers all applications
- Reduces board space, system cost and complexity, and time to market

F eatures

- High continuous output current: 15A
- Active digital current share
- Single-wire serial communication bus for frequency synchronization, programming, and monitoring
- Wide programmable output voltage range: 0.5V to 5.5V
- Optimal voltage positioning with programmable slope of the VI line
- Overcurrent, overvoltage, undervoltage, and overtemperature protections with programmable thresholds and types
- Programmable fixed switching frequency 0.5-1.0MHz
- Programmable turn-on and turn-off delays
- Programmable turn-on and turn-off voltage slew rates with tracking protection
- Programmable feedback loop compensation
- Power Good signal with programmable limits
- Programmable fault management
- Start up into the load pre-biased up to 100%
- Full rated current sink
- Real time voltage, current, and temperature measurements, monitoring, and reporting
- Small footprint vertical SMT package: 8x32mm
- Low profile of 14mm
- Compatible with conventional pick-and-place equipment
- Wide operating temperature range
- UL60950 recognized, CSA C22.2 No. 60950-00 certified, and TUV EN60950-1:2001 certified

Description

The JZY7115L is an intelligent, fully programmable step-down point-of-load DC-DC module integrating digital power conversion and intelligent power management. When used with JZM7100 Series Digital Power Managers, the JZY7115L completely eliminates the need for external components for sequencing, tracking, protection, monitoring, and reporting. All parameters of the JZY7115L are programmable via the serial communication bus and can be changed by a user at any time during product development and service.

Selection Chart

ModelInput Voltage Range (VDC)Output Voltage Range (VDC)			Output Voltage Setpoint Accuracy (%V _{OUT} or mV, whichever is greater)	Output Current (ADC)	
JZY7115L	7115L 3.0 – 13.2 0.5 – 5.5		1% or 20mV	15	

Wide input voltage range: 3V – 13.2V



1. Reference Documents:

- JZM7100 Digital Power Manager. Data Sheet
- Digital Power Manager. Programming Manual
- ZIOS[™] Graphical User Interface

2. Ordering Information

• JZY7117L

3. Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the converter.

Parameter	Conditions/Description	Min	Max	Units
Operating Temperature	Controller case temperature	-40	105	°C
Input Voltage	250ms Transient		15	VDC
Output Current	rrent (See Output Current Derating Curves)		15	ADC

4. Environmental and Mechanical Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Ambient Temperature Range		-40		85	°C
Storage Temperature (Ts)		-55		125	°C
Weight				15	grams
MTBF	Calculated Per Telcordia Technologies SR-332	4.82			MHrs

¹⁾ DC-DC Front End suffix: HBC for HBC25ZH-NT; QBC for QBC11ZH-NT; HDS for HDS48T30120-NCAR; QHS for QHS25ZG-NT



5. Electrical Specifications

Specifications apply at the input voltage from 3V to 13.2V, output load from 0 to 15A, ambient temperature from -40°C to 85°C, and default performance parameters settings unless otherwise noted.

5.1 Input Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Input voltage (V _{IN})	At V _{IN} <4.75V, VLDO pin needs to be connected to an external voltage source higher than 4.75V	3		13.2	VDC
Input Current (at no load)	$V_{\text{IN}}{\geq}4.75\text{V},$ VLDO pin connected to VIN		50		mADC
Undervoltage Lockout (VLDO connected to VIN)	Ramping Up Ramping Down		4.2 3.75		VDC VDC
Undervoltage Lockout (VLDO connected to V _{AUX} =5V)	Ramping Up Ramping Down		3.0 2.5		VDC VDC
External Low Voltage Supply	Connect to VLDO pin when V_{IN} <4.75V	4.75		13.2	VDC
VLDO Input Current	Current drawn from the external low voltage supply at VLDO=5V		50		mADC

5.2 Output Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
Output Voltage Range (V _{OUT})	Programmable ¹ Default (no programming)	0.5	0.5	5.5	VDC VDC
Output Voltage Setpoint Accuracy	V_{IN} =12V, I_{OUT} =0.5* $I_{OUT MAX}$, F_{SW} =500kHz, room temperature	(See	Selection C	hart)	
Output Current (I _{OUT})	$V_{\text{IN MIN}}$ to $V_{\text{IN MAX}}$	-15 ²		15	ADC
Line Regulation	VIN MIN to VIN MAX		±0.3		%V _{OUT}
Load Regulation	0 to I _{OUT MAX}		±0.2		%V _{OUT}
Dynamic Regulation Peak Deviation Settling Time	Slew rate 2.5A/ μ s, 50 -100% load step C_{OUT} =300 μ F, F _{SW} =1MHz to 10% of peak deviation		100 50		mV μs
Output Voltage Peak-to-Peak Ripple and Noise BW=20MHz With external capacitance	$\begin{array}{l} V_{\text{IN}} = 5.0 \text{V}, \ V_{\text{OUT}} = 0.5 \text{V}, \ F_{\text{SW}} = 500 \text{kHz} \\ V_{\text{IN}} = 13.2 \text{V}, \ V_{\text{OUT}} = 0.5 \text{V}, \ F_{\text{SW}} = 500 \text{kHz} \\ V_{\text{IN}} = 5.0 \text{V}, \ V_{\text{OUT}} = 2.5 \text{V}, \ F_{\text{SW}} = 500 \text{kHz} \\ V_{\text{IN}} = 13.2 \text{V}, \ V_{\text{OUT}} = 2.5 \text{V}, \ F_{\text{SW}} = 500 \text{kHz} \\ V_{\text{IN}} = 13.2 \text{V}, \ V_{\text{OUT}} = 5.0 \text{V}, \ F_{\text{SW}} = 500 \text{kHz} \end{array}$		10 15 10 25 35		mV mV mV mV mV
Temperature Coefficient	V _{IN} =12V, I _{OUT} =0.5*I _{OUT MAX}		20		ppm/°C
Switching Frequency	Default Programmable, 250kHz steps	500	500	1,000	kHz kHz
Duty Cycle Limit	Default Programmable, 1.56% steps	0	90.5	95	% %

¹ JZY7115L is a step-down converter, thus the output voltage is always lower than the input voltage as show in Figure 1.

² At the negative output current (bus terminator mode) efficiency of the JZY7115L degrades resulting in increased internal power dissipation. Therefore maximum allowable negative current under specific conditions is 20% lower than the current determined from the derating curves shown in paragraph 6.5.






Figure 1. Output Voltage as a Function of Input Voltage and Output Current

5.3 Protection Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
	Output Overcurrent Protectio	'n			
Туре	Default Programmable	Non-Latching, 130ms period Latching/Non-Latching			
Threshold	Default Programmable in 10% steps	60	170	170	%І _{оит} %І _{оит}
Settings Accuracy		-20		20	%I _{OCP.SET}
	Output Overvoltage Protectio	n			
Туре	Default Programmable	Non-Latching, 130ms period Latching/Non-Latching			
Threshold	Default Programmable in 10% steps	110 ¹	130	130	%V _{O.SET} %V _{O.SET}
Settings Accuracy		-2		2	%V _{OVP.SET}
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs



	Output Undervoltage Protection	n				
Туре	Default	Ν	eriod			
	Programmable Default		Latching/N 75	ion-Latenin	-	
Threshold	Programmable in 5% steps	75	75	85	%V _{O.SET} %V _{O.SET}	
Settings Accuracy		-2		2	%V _{UVP.SE}	
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs	
	Overtemperature Protection					
Туре	Default Programmable	Ν	Ion-Latching Latching/N			
Turn Off Threshold	Temperature is increasing		130		°C	
Turn On Threshold	Temperature is decreasing after module was shut down by OTP		120		°C	
Settings Accuracy		-5		5	°C	
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs	
	Tracking Protection (when Enab	led)				
Туре	Default Programmable	Disabled Latching/Non-Latching, 130ms period			ms period	
Threshold	Enabled during output voltage ramping up			±250	mVD	
Settings Accuracy		-50		50	mVD	
Delay	From instant when threshold is exceeded until the turn-off command is generated		6		μs	
	Overtemperature Warning					
Threshold	Always enabled, reported in Status register		120		°C	
Settings Accuracy		-5		5	°C	
Hysteresis			3		°C	
Delay	From instant when threshold is exceeded until the warning signal is generated		6		μs	
	Power Good Signal					
Logic	V _{OUT} is inside the PG window V _{OUT} is outside the PG window		High Low		N/A	
Lower Threshold	Default Programmable in 5% steps	90	90	95	%V _{0.S} %V _{0.S}	
Upper Threshold			110		%V _{O.S}	
Delay	From instant when threshold is exceeded until status of PG signal changes		12		μs	
Settings Accuracy		-2		2	%V _{0.s}	

¹ Minimum OVP setting is 1.0V



JZY7115L 15A DC-DC Intelligent POL

3V to 13.2V Input • 0.5V to 5.5V Output

5.4 Feature Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units	
	Current Share					
Type Active, Single Line						
Maximum Number of Modules Connected in Parallel	I _{OUT MIN} ≥20%*I _{OUT NOM}	10				
Maximum Number of Modules Connected in Parallel	Iout min=0			4		
Current Share Accuracy	I _{OUT MIN} ≥20%*I _{OUT NOM}			±20	%I _{OUT}	
	Interleave					
Interleave (Phase Shift)	Default Programmable in 11.25° steps	0	0	348.75	degree degree	
	Sequencing					
Turn ON Delay	Default Programmable in 1ms steps	0	0	255	ms ms	
Turn OFF Delay	Default Programmable in 1ms steps	0	0	63	ms ms	
	Tracking					
Turn ON Slew Rate	Default Programmable in 7 steps	0.1		8.33 ¹	V/ms V/ms	
Turn OFF Slew Rate	Default Programmable in 7 steps	-0.1		-8.33 ¹	V/ms V/ms	
	Optimal Voltage Positioning	 I				
Load Regulation	Default Programmable in 8 steps	0 6.9		6.9	mV/A mV/A	
	Feedback Loop Compensation	n				
Zero1 (Effects phase lead and increases gain in mid-band)	Default Programmable	0.05	4.8	50	kHz kHz	
Zero 2 (Effects phase lead and increases gain in mid-band)	Default Programmable	0.05	49.3	50	kHz kHz	
Pole 1 (Integrator Pole, effects loop gain)	Default Programmable	0.05	1.9	50	kHz kHz	
Pole 2 (Effects phase lag and limits gain in mid-band)	Default Programmable	1	177	1000	kHz kHz	
Pole 3 (High frequency low- pass filter to limit PWM noise)	Default Programmable	1	442	1000	kHz kHz	
	Monitoring					
Output Voltage Monitoring Accuracy	1 LSB=22mV	-2%V _{оυт} - 1LSB		2%V _{OUT} + 1LSB	mV	
Output Current Monitoring Accuracy	20%*I _{OUT NOM} < I _{OUT} < I _{OUT NOM}	-20		+20	%I _{OUT}	
Temperature Monitoring Accuracy	Junction temperature of POL controller	-5		+5	°C	

¹ Achieving fast slew rates under specific line and load conditions may require feedback loop adjustment



5.5 Signal Specifications

Parameter	Conditions/Description	Min	Nom	Max	Units
VDD	Internal supply voltage	3.15	3.3	3.45	V
	SYNC/DATA Line				
ViL_sd	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_sd	HIGH level input voltage	0.75 x VDD		VDD + 0.5	V
Vhyst_sd	Hysteresis of input Schmitt trigger		0.35 x VDD		V
VoL	LOW level sink current @ 0.5V	14			mA
Tr_sd	Maximum allowed rise time 10/90%VDD			300	ns
Cnode_sd	Added node capacitance		5	10	pF
lpu_sd	Pull-up current source at Vsd=0V		0.5		mA
Freq_sd	Clock frequency of external SD line	475		525	kHz
Tsynq	Sync pulse duration	22		28	% of clock cycle
ТО	Data=0 pulse duration	72		78	% of clock cycle
	Inputs: ADDR0ADDR4, En	able, IM			
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger		0.1 x VDD		V
RdnL_ADDR	External pull down resistance ADDRX forced low			10	kOhm
	Power Good and OK Inputs/	Outputs			
lup_PG	Pull-up current source input forced low PG		60		μA
lup_OK	Pull-up current source input forced low OK		400		μA
ViL_x	LOW level input voltage	-0.5		0.3 x VDD	V
ViH_x	HIGH level input voltage	0.7 x VDD		VDD+0.5	V
Vhyst_x	Hysteresis of input Schmitt trigger		0.1 x VDD		V
loL	LOW level sink current at 0.5V	10			mA
	Current Share Bus				
lup_CS	Pull-up current source at VCS = 0V		1.5		mA
ViL_CS	ViL_CS LOW level input voltage -0.5			0.3 x VDD	V
ViH_CS	ViH_CS HIGH level input voltage 0.75 x VDD		VDD+0.5	V	
Vhyst_CS	Hysteresis of input Schmitt trigger		0.35 x VDD		V
loL	LOW level sink current at 0.5V	15			mA
Tr_CS	Maximum allowed rise time 10/90% VDD			100	ns



Typical Performance Characteristics

Efficiency Curves

6.

6.1

3V to 13.2V Input • 0.5V to 5.5V Output

95 90 Efficiency, % 08 28 75 Vout=0.5V --Vout=1.2V -Vout=2.5V 70 0 1.5 3 4.5 6 7.5 9 10.5 12 13.5 15 Output Current, A

Figure 2. Efficiency vs. Load. Vin=3.3V, Fsw=500kHz




Figure 3. Efficiency vs. Load. Vin=5V, Fsw=500kHz




Figure 4. Efficiency vs. Load. Vin=12V, Fsw=500kHz




Figure 5. Efficiency vs. Output Voltage, lout=15A, Fsw=500kHz

www.cd4power.com






Figure 6. Efficiency vs. Input Voltage. Iout=15A, Fsw=500kHz




Figure 7. Efficiency vs. Load. Vin=3.3V, Vout=2.5V




Figure 8. Efficiency vs. Load. Vin=5V, Vout=1.2V







Figure 9. Efficiency vs. Load. Vin=12V, Vout=5V


3V to 13.2V Input • 0.5V to 5.5V Output








6.2 Turn-On Characteristics




















6.3 Turn-Off Characteristics



Slew Rate is Programmed at 0.5V/ms. Vin=12V, Ch1 – V1, Ch2 – V2, Ch3 – V3



6.4 Transient Response

The pictures below show the deviation of the output voltage in response to the 50-100-50% step load at 2.5A/ μ s. In all tests the POL converters were switching at 1MHz and had 6x47 μ F ceramic capacitors connected across the output pins. Bandwidth of the feedback loop was programmed for faster transient response.




Figure 19. Vin=12V, Vout=5V. Bandwidth is 40kHz




Figure 20. Vin=5V, Vout=1V. Bandwidth is 40kHz





Figure 21. Vin=5V, Vout=2.5V. Bandwidth is 40kHz



JZY7115L 15A DC-DC Intelligent POL

3V to 13.2V Input • 0.5V to 5.5V Output

Figure 22. Vin=3V, Vout=1V. Bandwidth is 30kHz








Figure 23. Thermal Derating Curves. Vin=13.2V, Vout=2.5V, Fsw=500kHz






Figure 24. Thermal Derating Curves. Vin=13.2V, Vout=5V, Fsw=500kHz




Figure 25. Thermal Derating Curves. Vin=13.2V, Vout=5V, Fsw=1,000kHz



7. Typical Application




Figure 26. Block Diagram of Typical Multiple Output Application with Digital Power Manager and I²C Interface

The block diagram of a typical application of JZY7115L point-of-load converters (POL) is shown in Figure 26. The system includes multiple POLs and a JZM7100 Series Digital Power Manager (DPM). All POLs are connected to the DPM and to each other via a single-wire SD (sync/data) communication bus. The bus provides synchronization of all POLs to the master clock generated by the DPM and simultaneously performs bidirectional data transfer between POLs and the DPM. Each POL has a unique 5-bit address programmed by grounding respective address pins. To enable the current share, CS pins of POLs connected in parallel are linked together.

There are three groups of POLs in the application, groups A, B, and group C. A group is defined as a number of POLs interconnected via OK pins. Grouping of POLs enables users to program, control, and monitor multiple POLs simultaneously and execute advanced fault management schemes. The complete schematic of the application is shown in Figure 27.




Figure 27. Complete Schematic of Application Shown in Figure 26. Intermediate Bus Voltage is from 4.75V to 13.2V.



8. Pin Assignments and Description

Pin Name	Pin No.	Pin Type	Buffer Type	Pin Description	Notes
VLDO	1	Р		Low Voltage Dropout	Connect to an external voltage source higher than 4.75V, if V_{IN} <4.75V. Connect to V_{IN} , if V_{IN} >4.75V
IM	2			Not Used	Leave floating
VID5	3			Not Used	Leave floating
VID4	4			Not Used	Leave floating
VID3	5			Not Used	Leave floating
VID2	6			Not Used	Leave floating
VID1	7			Not Used	Leave floating
VID0	8			Not Used	Leave floating
VREF	9			Not Used	Leave floating
EN	10			Not Used	Connect to PGND
ОК	11	I/O	PU	Fault/Status Condition	Connect to OK pin of other Z-POL and/or DPM. Leave floating, if not used
SD	12	I/O	PU	Sync/Data Line	Connect to SD pin of DPM
PGOOD	13	I/O	PU	Power Good	
TRIM	14			Not Used	Leave floating
CS	15	I/O	PU	Current Share	Connect to CS pin of other Z-POLs connected in parallel
ADDR4	16	Ι	PU	POL Address Bit 4	Tie to PGND for 0 or leave floating for 1
ADDR3	17	I	PU	POL Address Bit 3	Tie to PGND for 0 or leave floating for 1
ADDR2	18	I	PU	POL Address Bit 2	Tie to PGND for 0 or leave floating for 1
ADDR1	19	I	PU	POL Address Bit 1	Tie to PGND for 0 or leave floating for 1
ADDR0	20	I	PU	POL Address Bit 0	Tie to PGND for 0 or leave floating for 1
-VS	21	I	PU	Negative Voltage Sense	Connect to the negative point close to the load
+VS	22	I	PU	Positive Voltage Sense	Connect to the positive point close to the load
VOUT	23	Р		Output Voltage	
PGND	24	Р		Power Ground	
VIN	25	Р		Input Voltage	

Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up



9. Programmable Features

Performance parameters of JZY7115L POL converters can be programmed via the industry standard I²C communication bus without replacing any components or rewiring PCB traces. Each parameter has a default value stored in the volatile memory registers detailed in Table 1. The setup registers 00h through 14h are programmed at the system power-up. When the user programs new performance parameters, the values in the registers are overwritten. Upon removal of the input voltage, the default values are restored.

Table 1. JZY7115L Memory Registers

Register	Content	Address							
PC1	Protection Configuration 1	00h							
PC2	Protection Configuration 2	01h							
PC3	Protection Configuration 3	02h							
DON	Turn-On Delay	05h							
DOF	Turn-Off Delay	06h							
TC	Tracking Configuration	03h							
INT	Interleave Configuration and Frequency Selection	04h							
RUN	RUN Register	15h							
ST	Status Register	16h							
VOS	Output Voltage Setpoint	07h							
CLS	Current Limit Setpoint	08h							
DCL	Duty Cycle Limit	09h							
B1	Dig Controller Denominator z ⁻¹ Coefficient	0Ah							
B2	Dig Controller Denominator z ⁻² Coefficient	0Bh							
B3	Dig Controller Denominator z ⁻³ Coefficient	0Ch							
C0L	Dig Controller Numerator z ⁰ Coefficient, Low Byte	0Dh							
C0H	Dig Controller Numerator z ⁰ Coefficient, High Byte	0Eh							
C1L	Dig Controller Numerator z ⁻¹ Coefficient, Low Byte	0Fh							
C1H	Dig Controller Numerator z ⁻¹ Coefficient, High Byte	10h							
C2L	Dig Controller Numerator z ⁻² Coefficient, Low Byte	11h							
C2H	Dig Controller Numerator z ⁻² Coefficient, High Byte	12h							
C3L	Dig Controller Numerator z ⁻³ Coefficient, High Byte	13h							
СЗН	Dig Controller Numerator z ⁻³ Coefficient, Low Byte	14h							
VOM	Output Voltage Monitoring	17h							
IOM	Output Current Monitoring	18h							
TMP	Temperature Monitoring	19h							

JZY7115L converters can be programmed using the $ZIOS^{TM}$ Graphical User Interface or directly via the I^2C bus by using high and low level commands as described in the "DPM Programming Manual".

JZY7115L parameters can be reprogrammed at any time during the system operation and service except for the digital filter coefficients, the switching frequency and the duty cycle limit, that can only be changed when the POL is turned off.

9.1 Output Voltage

The output voltage can be programmed in the GUI Output Configuration window shown in the Figure 28 or directly via the I^2C bus by writing into the VOS register shown in Figure 29.




Figure 28. Output Configuration Window

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
VOS7	VOS6	VOS5	VOS4	VOS3	VOS2	VOS1	VOS0		
Bit 7							Bit 0		
00 07 77 78 78	7h: corresp 3h: corresp 9h: corresp	oonds to 0 oonds to 0 oonds to 1 oonds to 2	W = W U = U re	eadable b Vritable bit Inimpleme ead as '0' 'alue at PC	nted bit,				
F! F/ FI	 F9h: corresponds to 5.225V FAh: corresponds to 5.250V FBh: corresponds to 5.300V FFh: corresponds to 5.500V								

Figure 29. Output Voltage Setpoint Register VOS



9.1.1 Output Voltage Setpoint

The output voltage programming range is from 0.5V to 5.5V. Within this range, there are 256 predefined voltage setpoints. To improve resolution of the output voltage settings, the voltage range is divided into three sub-ranges as shown in Table 2.

V _{OUT MIN} , V	V _{out max} , V	Resolution, mV
0.500	2.000	12.5
2.025	5.25	25
5.3	5.5	50

Table 2. Output Voltage Adjustment Resolution

9.1.2 Output Voltage Margining

If the output voltage needs to be varied by a certain percentage, the margining function can be utilized. The margining can be programmed in the GUI Output Configuration window or directly via the I²C bus using high level commands as described in the "DPM Programming Manual".

In order to properly margin POLs that are connected in parallel, the POLs must be members of one of the Parallel Buses. Refer to the GUI System Configuration Window shown in Figure 56.

9.1.3 Optimal Voltage Positioning

Optimal voltage positioning increases the voltage regulation window by properly positioning the output voltage setpoint. Positioning is determined by the load regulation that can be programmed in the GUI Output Configuration window shown in **Error! Reference source not found.** or directly via the I²C bus by writing into the CLS register shown in Figure 39.

Figure 30 illustrates optimal voltage positioning concept. If no load regulation is programmed, the headroom (voltage differential between the output voltage setpoint and a regulation limit) is approximately half of the voltage regulation window. When load regulation is programmed, the output voltage will decrease as the output current increases, so the VI characteristic will have a negative slope. Therefore, by properly selecting the operating point, it is possible to increase the headroom as shown in the picture.





Figure 30. Optimal Voltage Positioning Concept

Increased headroom allows tolerating larger voltage deviations. For example, the step load change from light to heavy load will cause the output voltage to drop. If the optimal voltage positioning is utilized, the output voltage will stay within the regulation window. Otherwise, the output voltage will drop below the lower regulation limit. To compensate for the voltage drop external output capacitance will need to be added, thus increasing cost and complexity of the system.


The effect of optimal voltage positioning is shown in Figure 31 and Figure 32. In this case, switching output load causes large peak-to-peak deviation of the output voltage. By programming load regulation, the peak to peak deviation is dramatically reduced.





JZY7115L 15A DC-DC Intelligent POL

3V to 13.2V Input • 0.5V to 5.5V Output



9.2 Sequencing and Tracking

Turn-on delay, turn-off delay, and rising and falling output voltage slew rates can be programmed in the GUI Sequencing/Tracking window shown in Figure 33 or directly via the I^2C bus by writing into the DON, DOF, and TC registers, respectively. The registers are shown in Figure 34, Figure 35, and Figure 37.




Figure 33. Sequencing/Tracking Window

9.2.1 Turn-On Delay

Turn-on delay is defined as an interval from the application of the Turn-On command until the output voltage starts ramping up.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
DON7	DON6	DON5	DON4	DON3	DON2	DON1	DON0					
Bit 7							Bit 0					
00h: corresponds to 0ms delay after turn-on command has occurred FFh: corresponds to 255ms delay after turn-on command has occurred												
FI												
FI		34. Tu	rn-On E	elay Re	egister l	DON						

9.2.2 Turn-Off Delay

U	U	R/W-0	R/W-0	R/W-0								
		DOF5	DOF4	DOF3	DOF2	DOF1	DOF0					
Bit 7							Bit 0					
Bit 7:6 Unimplemented, read as '0'												
Bit 5:0 DOF[5:0] : Turn-off delay time 00h: corresponds to 0ms delay after turn-off command has occurred												
 3Fh: corresponds to 63ms delay after turn-off command has occurred												
Figure 35 Turn-Off Delay Register DOF												

Figure 35. Turn-Off Delay Register DOF

Turn-off delay is defined as an interval from the application of the Turn-Off command until the output voltage reaches zero (if the falling slew rate is programmed) or until both high side and low side switches are turned off (if the slew rate is not programmed). Therefore, for the slew rate controlled turn-off the ramp-down time is included in the turn-off delay as shown in Figure 36.




Figure 36. Relationship between Turn-Off Delay and Falling Slew Rate

As it can be seen from the figure, the internally calculated delay $T_{\rm D}$ is determined by the equation below.

$$T_D = T_{DF} - \frac{V_{OUT}}{dV_F/dT},$$

For proper operation T_D shall be greater than zero. The appropriate value of the turn-off delay needs to be programmed to satisfy the condition.



If the falling slew rate control is not utilized, the turnoff delay only determines an interval from the application of the Turn-Off command until both high side and low side switches are turned off. In this case, the output voltage ramp-down process is determined by load parameters.

9.2.3 Rising and Falling Slew Rates

The output voltage tracking is accomplished by programming the rising and falling slew rates of the output voltage. To achieve programmed slew rates, the output voltage is being changed in 12.5mV steps where duration of each step determines the slew rate. For example, ramping up a 1.0V output with a slew rate of 0.5V/ms will require 80 steps duration of 25µs each.

Duration of each voltage step is calculated by dividing the master clock frequency generated by the DPM. Since all POLs in the system are synchronized to the master clock, the matching of voltage slew rates of different outputs is very accurate as it can be seen in Figure 11 and Figure 16.

During the turn on process, a POL not only delivers current required by the load (I_{LOAD}), but also charges the load capacitance. The charging current can be determined from the equation below:

$$I_{CHG} = C_{LOAD} \times \frac{dV_R}{dt}$$

Where, C_{LOAD} is load capacitance, dV_R/dt is rising voltage slew rate, and I_{CHG} is charging current.

When selecting the rising slew rate, a user needs to ensure that

$$I_{\rm LOAD} + I_{\rm CHG} < I_{\rm OCP} \; , \qquad$$

Where I_{OCP} is the low value of the programmed overcurrent protection threshold. If the condition is not met, then the overcurrent protection will be triggered during the turn-on process. To avoid this, dV_R/dt and the overcurrent protection threshold should be programmed to meet the condition above.

U	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0				
	R2	R1	R0	SC	F2	F1	F0				
Bit	7		Bit 0								
Bit 7 Bit 6:4	Unimplement R[2:0]: Value 0: correspond 2: correspond 3: correspond 5: correspond 6: correspond 6: correspond 7: correspond	e of Vo risin ds to 0.1V/ ds to 0.2V/ ds to 0.5V/ ds to 1.0V/ ds to 2.0V/ ds to 5.0V/ ds to 8.33\		W = V U = L re	Readable b Vritable bit Inimpleme ead as '0' 'alue at PC	nted bit,					
Bit 3	SC, Slew rate 0: Slew rate 1: Slew rate	control turr	ed off								
Bit 2:0	F[2:0]: Value 0: correspon 1: correspon 2: correspon 3: correspon 4: correspon 5: correspon 6: correspon 7: correspon										

Figure 37. Tracking Configuration Register TC

9.3 Protections

JZY7115L Series converters have a comprehensive set of programmable protections. The set includes the output over- and undervoltage protections, overcurrent protection, overtemperature protection, tracking protection, overtemperature warning, and Power Good signal. Status of protections is stored in the ST register shown in Figure 38.

R-1	R-0	R-1	R-1	R-1	R-1	R-1	R-1					
PT	PG	TR	OC	UV	OV	PV						
Bit	7	•			Bit 0							
Bit 7	PT: Temper		R = Readable bit									
Bit 6 Bit 5	PG: Power TR: Trackin			W = Writable bit U = Unimplemented bit, read as '0'								
Bit 4 Bit 3	OT: Temper OC: Over C				- n = Value at POR reset							
Bit 2	UV: Under	/oltage Fa	ult									
Bit 1	OV: Over V	oltage Erro	or (Fatal)									
Bit 0	PV: Phase	/oltage Er	ror (Fatal)									
<u>Note:</u> - A wa	<u>Note:</u> - A warning/fault/error shall be encoded as '0'											

Figure 38. Protection Status Register ST

Thresholds of overcurrent, over- and undervoltage protections, and Power Good limits can be programmed in the GUI Output Configuration window or directly via the I^2C bus by writing into the CLS and PC2 registers shown in Figure 39 and Figure 40.



R/W-0	R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-1 R													
LR2	LR1	LR1 LR0 TCE CLS3 CLS2 CLS1 CLS												
Bit 7							Bit 0							
	LR[2:0], Loa 000: 0 V/A/ 001: 0.39 \ 010: 0.78 \ 011: 1.18 \ 100: 1.57 \ 101: 1.96 \ 110: 2.35 \ 111: 2.75 \	/Ohm //A/Ohm //A/Ohm //A/Ohm //A/Ohm //A/Ohm //A/Ohm	on configu	ration	W = V U = U re	Readable b Vritable bit Inimpleme ead as '0' 'alue at PC	nted bit,							
	TCE, Tempe 0: disabled 1: enabled	erature cor	npensatio	n enable										
	Bit 3:0 CLS[3:0] , Current limit setting Oh: corresponds to 37% 1h: corresponds to 47% Bh: corresponds to 140% Values higher than Bh are translated to Bh (140%)													

Figure 39. Current Limit Setpoint Register CLS

U	U	U	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0						
			PGLL	OVPL1	OVPL0	UVPL1	UVPL0						
Bit 7			•				Bit 0						
Bit 7:5 Unimplemented, read as '0' Bit 4 PGLL: Set Power Good Low Level 1 = 95% of Vo 0 = 90% of Vo (Default) R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'													
Bit 3:2	OVPL[1:0]: Level 00 = 110% c 01 = 120% c 10 = 130% c 11 = 130% c	of Vo of Vo of Vo (Defa	-	otection	- n = V	alue at PC	OR reset						
Bit 1:0	UVPL[1:0]: 00 = 75% of 01 = 80% of 10 = 85% of	Vo (Defa Vo		rotection L	.evel								

Figure 40. Protection Configuration Register PC2

Note that the overvoltage and undervoltage protection thresholds and Power Good limits are defined as percentages of the output voltage. Therefore, the absolute levels of the thresholds change when the output voltage setpoint is changed either by output voltage adjustment or by margining.

In addition, a user can change type of protections (latching or non-latching) or disable certain protections. These settings are programmed in the GUI Fault Management window shown in Figure 41 or directly via the l^2C by writing into the PC1 register shown in Figure 42.




Figure 41. Fault Management Window

R/W	-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-'			
TR	E	PVE	TRP	OTP	OCP	UVP	OVP	PVP			
Bit	7							Bit 0			
Bit 7	1 :	RE: Trackir = enabled = disabled	R = Readable bit W = Writable bit U = Unimplemented bit,								
Bit 6	1 :	/E : Phase = enabled = disabled	voltage er		re	ead as '0' ′alue at PC					
Bit 5											
Bit 4	1 :	TC: Over te = latching = non latch	•	e protectior	n configura	tion					
Bit 3	1 :	CC: Over o = latching = non latch	·	ection con	figuration						
Bit 2	1 :	VC: Under = latching = non latch	0.1	otection co	nfiguration						
Bit 1	1 :	VPC: Over = latching = non latch	0.1	otection co	onfiguration	1					
Bit 0	P١	/C: Phase	Voltage P	otection							
	0.	= non latch	ine								

Figure 42. Protection Configuration Register PC1

If the non-latching protection is selected, a POL will attempt to restart every 130ms until the condition that triggered the protection is removed. When restarting, the output voltages follow tracking and sequencing settings.

If the latching type is selected, a POL will turn off and stay off. The POL can be turned on after 130ms, if the condition that caused the fault is removed and the respective bit in the ST register was cleared, or



the Turn On command was recycled, or the input voltage was recycled.

All protections can be classified into three groups based on their effect on system operation: warnings, faults, and errors.

9.3.1 Warnings

This group includes Overtemperature Warning and Power Good Signal. The warnings do not turn off POLs but rather generate signals that can be transmitted to a host controller via the I^2C bus.

9.3.1.1 Overtemperature Warning

The Overtemperature Warning is generated when temperature of the controller exceeds 120°C. The Overtemperature Warning changes the PT bit of the status register ST to 0 and sends the signal to the DPM. Reporting is enabled in the GUI Fault Management window or directly via the I²C by writing into the PC3 register shown in Figure 44. When the temperature falls below 117°C, the PT bit is cleared and the Overtemperature Warning is removed.

9.3.1.2 Power Good

Power Good is an open collector output that is pulled low, if the output voltage is outside of the Power Good window. The window is formed by the Power Good High threshold that is equal to 110% of the output voltage and the Power Good Low threshold that can be programmed at 90 or 95% of the output voltage.

The Power Good protection is only enabled after the output voltage reaches its steady state level. It is disabled during the transitions of the output voltage from one level to other as shown in Figure 43.

The Power Good Warning pulls the Power Good pin low and changes the PG bit of the status register ST to 0. It sends the signal to the DPM, if the reporting is enabled. When the output voltage returns within the Power Good window, the PG pin is pulled high, the PG bit is cleared and the Power Good Warning is removed. The Power Good pin can also be pulled low by an external circuit to initiate the Power Good Warning.

3V to 13.2V Input • 0.5V to 5.5V Output

9.3.2 Faults

This group includes overcurrent, overtemperature, undervoltage, and tracking protections. Triggering any protection in this group will turn off the POL.

9.3.2.1 Overcurrent Protection

Overcurrent protection is active whenever the output voltage of the POL exceeds the prebias voltage (if any). When the output current reaches the OC threshold, the output voltage will start decreasing. As soon as the output voltage decreases below the undervoltage protection threshold, the OC fault signal is generated, the POL turns off and the OC bit in the register ST is changed to 0. Both high side and low side switches of the POL are turned off instantly (fast turn-off).

The temperature compensation is added to keep the OC threshold approximately constant at temperatures above room temperature. Note that the temperature compensation can be disabled in the GUI Output Configuration window or directly via the I^2 C by writing into the CLS register. However, it is recommended to keep the temperature compensation enabled.

9.3.2.2 Undervoltage Protection

The undervoltage protection is only active during steady state operation of the POL to prevent nuisance tripping. If the output voltage decreases below the UV threshold and there is no OC fault, the UV fault signal is generated, the POL turns off, and the UV bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

9.3.2.3 Overtemperature Protection

Overtemperature protection is active whenever the POL is powered up. If temperature of the controller exceeds 130°C, the OT fault is generated, POL turns off, and the OT bit in the register ST is changed to 0. The output voltage is ramped down according to sequencing and tracking settings (regular turn-off).

To clear the overtemperature fault, the temperature of the controller must decrease below the Overtemperature Warning threshold of 120°C.

9.3.2.4 Tracking Protection

Tracking protection is active only when the output voltage is ramping up. The purpose of the protection is to ensure that the voltage differential between multiple rails being tracked does not exceed 250mV. This protection eliminates the need for external

Note: To retrieve status information, Status Monitoring in the GUI POL Group Configuration Window should be enabled (refer to JZM7100 Digital Power Manager Data Sheet). The DPM will retrieve the status information from each POL on a continuous basis.



clamping diodes between different voltage rails which are frequently recommended by ASIC manufacturers.

When the tracking protection is enabled, the POL continuously compares actual value of the output voltage to its programmed value as defined by the output voltage and its rising slew rate. If absolute value of the difference exceeds 250mV, the tracking fault signal is generated, the POL turns off, and the

TR bit in the register ST is changed to 0. Both high side and low side switches of the POL are turned off instantly (fast turn-off).

The tracking protection can be disabled, if it contradicts requirements of a particular system (for example turning into high capacitive load where rising slew rate is not important). It can be disabled in the GUI Fault Management window or directly via the l^2C bus by writing into the PC1 register.




Figure 43. Protections Enable Conditions

9.3.3 Errors

The group includes overvoltage protection and the phase voltage error. The phase voltage error is not available in JZY7115L.

9.3.3.1 Overvoltage Protection

The overvoltage protection is active whenever the output voltage of the POL exceeds the pre-bias voltage (if any). If the output voltage exceeds the overvoltage protection threshold, the overvoltage error signal is generated, the POL turns off, and the OV bit in the register ST is changed to 0. The high side switch is turned off instantly, and simultaneously the low side switch is turned on to ensure reliable protection of sensitive loads. The low side switch provides low impedance path to quickly dissipate energy stored in the output filter and achieve effective voltage limitation.

The OV threshold can be programmed from 110% to 130% of the output voltage setpoint, but not lower than 1.0V.

9.3.4 Faults and Errors Propagation

The feature adds flexibility to the fault management scheme by giving users control over propagation of fault signals within and outside of the system. The propagation means that a fault in one POL can be programmed to turn off other POLs and devices in the system, even if they are not directly affected by the fault.

9.3.4.1 Grouping of POLs

Z-Series POLs can be arranged in several groups to simplify fault management. A group of POLs is defined as a number of POLs with interconnected OK pins. A group can include from 1 to 32 POLs. If fault propagation within a group is desired, the propagation bit needs to be checked in the GUI Fault Management Window. The parameters can also be programmed directly via the I²C bus by writing into the PC3 register shown in Figure 44.

When propagation is enabled, the faulty POL pulls its OK pin low. A low OK line initiates turn-off of other POLs in the group.



R/W	-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1						
PTI	И	PGM	TRP	OTP	OCP	UVP	OVP	PVP						
Bit	7							Bit 0						
Bit 7	1 =	M: Tempe enabled disabled	rature war	ning Mess	age	VV = V	eadable b /ritable bit							
Bit 6	1 =	U = Olsabled U = Unimplemented bit read as '0' PGM: Power good message - n = Value at POR rese 0 = disabled - n = Value at POR rese												
Bit 5	1 =	TRP: Tracking fault propagation 1 = enabled 0 = disabled												
Bit 4	1 =	P: Over te enabled disabled	emperature	e fault prop	agation									
Bit 3	1 =	P : Over c enabled disabled	urrent faul	t propagat	ion									
Bit 2	1 =	P: Under enabled disabled	voltage fai	ult propaga	ation									
Bit 1	1 =	P: Over v enabled disabled	oltage erro	or propaga	tion									
Bit 0	PVP : Phase voltage error propagation 1 = enabled 0 = disabled													

Figure 44. Protection Configuration Register PC3

In addition, the OK lines can be connected to the DPM to facilitate propagation of faults and errors between groups. One DPM can control up to 4 independent groups. To enable fault propagation between groups, the respective bit needs to be checked in the GUI Fault and Error Propagation window shown in Figure 45.




Figure 45. Fault and Error Propagation Window In this case low OK line will signal DPM to pull other OK lines low to initiate shutdown of other POLs as programmed in the GUI Fault and Error Propagation window. If an error is propagated, the DPM can also generate commands to turn off a front end (a DC-DC converter generating the intermediate bus voltage) and trigger an optional crowbar protection to accelerate removal of the IBV voltage.

9.3.4.2 Propagation Process

Propagation of a fault (OCP, UVP, OTP, and TRP) initiates regular turn-off of other POLs. The faulty POL in this case performs either the regular or the fast turn-off depending on a specific fault as described in section 9.3.2.


Propagation of an error initiates fast turn-off of other POLs. The faulty POL performs the fast turn-off and turns on its low side switch.

Example of the fault propagation is shown in Figure 46 - Figure 47. In this three-output system (refer to the block diagram in Figure 26), the POL powering the output V3 (Ch 1 in the picture) encounters the undervoltage fault after the turn-on. When the fault propagation is not enabled, the POL turns off and generates the UV fault signal. Because the UV fault triggers the regular turn off, the POL meets its turn-off delay and falling slew rate settings during the turn-ff process as shown in Figure 46. Since the UV fault is programmed to be non-latching, the POL will attempt to restart every 130ms, repeating the process described above until the condition causing the undervoltage is removed.

If the fault propagation between groups is enabled, the POL powering the output V3 pulls its OK line low and the DPM propagates the signal to the POL powering the output V1 that belongs to other group. The POL powering the output V1 (Ch3 in the picture) executes the regular turn-off. Since both V1 and V3 have the same delay and slew rate settings they will continue to turn off and on synchronously every 130ms as shown in Figure 47 until the condition causing the undervoltage is removed. The POL powering the output V2 continues to ramp up until it reaches its steady state level.

130ms is the interval from the instant of time when the output voltage ramps down to zero until the output voltage starts to ramp up again. Therefore, the 130ms hiccup interval is guaranteed regardless of the turn-off delay setting.





Summary of protections, their parameters and features is shown in Table 3.

Code	Name	Туре	When Active	Turn Off	Low Side Switch	Propagation	Disable
PT	Pretemperature Warning	Warning	Whenever V_{IN} is applied	No	N/A	Sends signal to DPM	No
PG	Power Good	Warning	During steady state	No	N/A	Sends signal to DPM	No
TR	Tracking	Fault	During ramp up	Fast	Off	Regular turn off	Yes
OT	Overtemperature	Fault	Whenever V _{IN} is applied	Regular	Off	Regular turn off	No
OC	Overcurrent	Fault	When V _{OUT} exceeds prebias	Fast	Off	Regular turn off	No
UV	Undervoltage	Fault	During steady state	Regular	Off	Regular turn off	No
OV	Overvoltage	Error	When V _{OUT} exceeds prebias	Fast	On	Fast turn off	No

Table 3.	Summary of Protections Parameters and Features
----------	------------------------------------------------

9.4 **PWM Parameters**

Z-Series POLs utilize the digital PWM controller. The controller enables users to program most of the PWM performance parameters, such as switching frequency, interleave, duty cycle, and feedback loop compensation.

9.4.1 Switching Frequency

The switching frequency can be programmed in the GUI PWM Controller window shown in Figure 48 or directly via the l^2C bus by writing into the INT register shown in Figure 49. Note that the content of the register can be changed only when the POL is turned off.

Switching actions of all POLs connected to the SD line are synchronized to the master clock generated

by the DPM. Each POL is equipped with a PLL and a frequency divider so they can operate at multiples (including fractional) of the master clock frequency as programmed by a user. The POL converters can operate at 500kHz, 750kHz, and 1MHz. Although synchronized, switching frequencies of different POLs are independent of each other. It is permissible to mix POLs operating at different frequencies in one system. It allows optimizing efficiency and transient response of each POL in the system individually.






Figure 48. PWM Controller Window




Figure 49. Interleave Configuration Register INT

9.4.2 Interleave

Interleave is defined as a phase delay between the synchronizing slope of the master clock on the SD pin and PWM signal of a POL. The interleave can be programmed in the GUI PWM Controller window or directly via the I^2C bus by writing into the INT register.

Every POL generates switching noise. If no interleave is programmed, all POLs in the system

switch simultaneously and noise reflected to the input source from all POLs is added together as shown in Figure 50.






Figure 51 shows the input voltage noise of the threeoutput system with programmed interleave. Instead of all three POLs switching at the same time as in the previous example, the POLs V1, V2, and V3 switch at 0°, 123.75°, and 247.5°, respectively. Noise is spread evenly across the switching cycle resulting in more than 1.5 times reduction. To achieve similar noise reduction without the interleave will require the addition of an external LC filter.



Similar noise reduction can be achieved on the output of POLs connected in parallel. Figure 52 and Figure 53 show the output noise of two JZY7115Ls connected in parallel without and with 180°



interleave, respectively. Resulting noise reduction is more than 2 times and is equivalent to doubling switching frequency or adding extra capacitance on the output of the POLs.



M 400ns A Ch3 J-3.00mV Ch8 5.00mV∿& 19.40 % 29 Sep 2004 12:46:13

Figure 53. Output Voltage Noise, Full Load, 180° Interleave

The JZY7115L interleave feature is similar to that of multiphase converters, however, unlike in the case of multiphase converters, interleave does not have to be equal to 360/N, where N is the number of POLs in a system. JZY7115L interleave is independent of the number of POLs in a system and is fully programmable in 11.25° steps. It allows maximum output noise reduction by intelligently spreading switching energy.

9.4.3 Duty Cycle Limit

The JZY7115L is a step-down converter therefore V_{OUT} is always less than $V_{\text{IN}}.$ The relationship

between the two parameters is characterized by the duty cycle and can be estimated from the following equation:

$$DC = \frac{V_{OUT}}{V_{IN MIN}},$$

Where, DC is the duty cycle, V_{OUT} is the required maximum output voltage (including margining), $V_{\text{IN.MIN}}$ is the minimum input voltage.

It is good practice to limit the maximum duty cycle of the PWM controller to a somewhat higher value compared to the steady-state duty cycle as expressed by the above equation. This will further protect the output from excessive voltages. The duty cycle limit can be programmed in the GUI PWM Controller window or directly via the I2C bus by writing into the DCL register shown in Figure 54.




Figure 54. Duty Cycle Limit Register

9.4.4 ADC Saturation Feedforward

To speed up the PWM response in case of heavy dynamic loads, the duty cycle can be forced either to 0 or the duty cycle limit depending on the polarity of the transient. This function is equivalent to having two comparators defining a window around the output voltage setpoint. When an error signal is inside the window, it will produce gradual duty cycle change proportional to the error signal. If the error signal goes outside the window (usually due to large output current steps), the duty cycle will change to its limit in one switching cycle. In most cases this will significantly improve transient response of the controller, reducing amount of required external capacitance.

Under certain circumstances, usually when the maximum duty cycle limit significantly exceeds its



nominal value, the ADC saturation can lead to the overcompensation of the output error. The phenomenon manifests itself as low frequency oscillations on the output of the POL. It can usually be reduced or eliminated by disabling the ADC saturation or limiting the maximum duty cycle to 120-140% of the calculated value. It is not recommended to use ADC saturation for output voltages higher than 2.0V.

The ADC saturation feedforward can be programmed in the GUI PWM Controller window or directly via the I^2C bus by writing into the DCL register.

9.4.5 Feedback Loop Compensation

Feedback loop compensation can be programmed in the GUI PWM Controller window by setting frequency of poles and zeros of the transfer function.

The transfer function of the POL converter is shown in Figure 55. It is a third order function with two zeros and three poles. Pole 1 is the integrator pole, Pole 2 is used in conjunction with Zero 1 and Zero 2 to adjust the phase lead and limit the gain increase in mid band. Pole 3 is used as a high frequency lowpass filter to limit PWM noise.




Figure 55. Transfer Function of PWM

Positions of poles and zeroes are determined by coefficients of the digital filter. The filter is characterized by four numerator coefficients (C_0 , C_1 , C_2 , C_3) and three denominator coefficients (B_1 , B_2 , B_3). The coefficients are automatically calculated

3V to 13.2V Input • 0.5V to 5.5V Output

when desired frequency of poles and zeros is entered in the GUI PWM Controller window. The coefficients are stored in the C0H, C0L, C1H, C1L, C2H, C2L, C3H, C3L, B1, B2, and B3 registers.

Note: The GUI automatically transforms zero and pole frequencies into the digital filter coefficients. It is strongly recommended to use the GUI to determine the filter coefficients.

Programming feedback loop compensation allows optimizing POL performance for various application conditions. For example, increase in bandwidth can significantly improve dynamic response.

9.5 Current Share

The POL converters are equipped with the digital current share function. To activate the current share, interconnect the CS pins of the POLs connected in parallel. The digital signal transmitted over the CS line sets output currents of all POLs to the same level.

When POLs are connected in parallel, they must be included in the same parallel bus in the GUI System Configuration window shown in Figure 56. In this case, the GUI automatically copies parameters of one POL onto all POLs connected to the parallel bus. It makes it impossible to configure different performance parameters for POLs connected in parallel except for interleave and load regulation settings that are independent. The interleave allows to reduce and move the output noise of the in parallel to converters connected hiaher frequencies as shown in Figure 52 and Figure 53. The load regulation allows controlling the current share loop gain in case of small signal oscillations. It is recommended to always add a small amount of load regulation to one of the converters connected in parallel to reduce loop gain and therefore improve stability.

9.6 Performance Parameters Monitoring

The POL converters can monitor their own performance parameters such as output voltage, output current, and temperature.

The output voltage is measured at the output sense pins, output current is measured using the ESR of the output inductor and temperature is measured by the thermal sensor built into the controller IC. Output current readings are adjusted based on temperature readings to compensate for the change of ESR of the inductor with temperature.



An 8-Bit Analog to Digital Converter (ADC) converts the output voltage, output current, and temperature into a digital signal to be transmitted via the serial interface. The ADC allows a minimum sampling frequency of 1kHz for all three values.

Monitored parameters are stored in registers (VOM, IOM, and TMP) that are continuously updated. If the

Retrieve Monitoring bits in the GUI Group Configuration window shown in Figure 57 are checked, those registers are being copied into the ring buffer located in the DPM. Contents of the ring buffer can be displayed in the GUI IBS Monitoring Window shown in Figure 58 or it can be read directly via the I^2C bus using high and low level commands as described in the "DPM Programming Manual".

System Configuration	Ê																																
File Save Config Z-ONE Power System		oad	Conf	ïg			Syste Pro	1000	m Co	onfig)	R	ead	Con	ıfig		Ed	lit Us	ser M	1em.			Ope	rate.								Int	ro Window Help
												DP/																					
											1	n rr	a			Тур	e: 7	M71	164	۵				T.									
													_	T	W	rite				Inte	errup	ots											
						Cor	nnec	ted		+	→	12	2C		Pro	btect		-		Faul	t Mg	Imt											
											1				Disa	able	d		Int	erme	ediat	e Bu	IS										
Address	'n	01	02	03	04	05	06	70	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3	
Group A														10																Ĩ			
Group B																									-								
Group C												Γ																					
Group D																																	
	1.500V		1.500V		2.000V		2.500V				Γ				Γ												Γ						
Voltage	1		1		2.0		3							_																			
Single POL																																	
Parallel Bus 1																																	
Parallel Bus 2														_																			
Parallel Bus 3																																	
Parallel Bus 4					_									_			_						_		_			_				_	
Parallel Bus 5			-											_								-		_								_	
Parallel Bus 6														_																			
Parallel Bus 7		-												_										_		_							
Parallel Bus 8	_																															-	
Click to add POL 20 to G	roup /	Α.													Sys	tem	con	tains	3 4 F	'OLs				In	iterm	edia	ate B	us =	12.	OV +	10%	-21	%

Figure 56. GUI System Configuration Window

10. Safety

The JZY7115L POL converters **do not provide isolation** from input to output. The input devices powering JZY7115L must provide relevant isolation requirements according to all IEC60950 based standards. Nevertheless, if the system using the converter needs to receive safety agency approval, certain rules must be followed in the design of the system. In particular, all of the creepage and clearance requirements of the end-use safety requirements must be observed. These requirements are included in UL60950 - CSA60950-



00 and EN60950, although specific applications may have other or additional requirements.

The JZY7115L POL converters have no internal fuse. If required, the external fuse needs to be provided to protect the converter from catastrophic failure. Refer to the "Input Fuse Selection for DC/DC converters" application note on www.cd4power.com for proper selection of the input fuse. Both input traces and the chassis ground trace (if applicable) must be capable of conducting a current of 1.5 times the value of the fuse without

opening. The fuse must not be placed in the grounded input line.

Abnormal and component failure tests were conducted with the POL input protected by a fast-acting 65 V, 15 A, fuse. If a fuse rated greater than 15 A is used, additional testing may be required.

In order for the output of the JZY7115L POL converter to be considered as SELV (Safety Extra Low Voltage), according to all IEC60950 based standards, the input to the POL needs to be supplied by an isolated secondary source providing a SELV also.

POL Type		ZY7115	Return
Fault Management	Tracking Fault Temperature Fault Over-Current Fault Under-Voltage Error Over-Voltage Fault Phase Voltage Error	Disabled Auto Restart/Propagate Auto Restart/Propagate Auto Restart/Propagate Auto Restart/Propagate Disabled	Program Help
Leave "Output Confi	guration" As Is		
Sequencing	Turn-On Delay Turn-On Slew Rate Turn-Off Delay Turn-Off Slew Rate	0 ms 1.0 V/ms 10 ms -1.0 V/ms	Turn-On Auto Turn-On power-up
PWM Controller	Switching Frequency Zero 1 Zero 2 Pole 1 Pole 2 Pole 3 PWM Phase Lag PWM Duty Cycle Limit	500 kHz 4841 Hz 49314 Hz 1945 Hz 177772 Hz 442223 Hz 0 ° 30%	Monitoring Retrieve Status Monitoring from the POLs Retrieve Parametric Monitoring from the POLs • 1 Hz update
Transient Simulation :	5et-Up Window		2 Hz update

Figure 57. POL Group Configuration Window








Figure 58. IBS Monitoring Window



11. Mechanical Drawings






BOTTOM VIEW (Pinout)

Figure 60. Pinout Diagram (Bottom View)

www.cd4power.com








Figure 62. Recommended PCB Layout for Multilayer PCBs

Notes:

1. NUCLEAR AND MEDICAL APPLICATIONS - C&D Technologies products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the express written consent of the respective divisional president of C&D Technologies, Inc

2. TECHNICAL REVISIONS - Specifications are subject to change without notice

I²C is a trademark of Philips Corporation.

C&D Technologies Inc. reserve the right to alter or improve the specification, internal design or manufacturing process at any time, without notice. Please check with your supplier or visit our web site to ensure that you have the current and complete specification for your product before use.

© C&D Technologies Inc. 2005

No part of this publication may be copied, transmitted or stored in a retrieval system or reproduced in any way including, but not limited to, photography, photocopy, magnetic or other recording means, without prior written permission from C&D Technologies Inc. Instructions for use are available from www.cd4power.com

 C&D Technologies, Inc.
 C&D Technologies, Inc.

 3400 E Britannia Drive, Tucson,
 11 Cabot Boulevard, Mansfield,

 Arizona 85706, USA
 MA 02048-1151, USA

 Tel: +1 (800) 547-2537
 Tel: +1 (508) 339-3000

Fax: +1 (800) 233-276

email: sales@cdtechno.com

Fax: +1 (520) 741-4598

www.cd4power.com

Page 34 of 34