Full-Wave Analysis of Inhomogeneous Deep-Trench Isolation Patterning for Substrate Coupling Reduction and Q-Factor Improvement

Sidina Wane, Member, IEEE, and Damienne Bajon, Member, IEEE

Abstract—Full-wave analysis of deep-trench isolation patterning (DTP) is presented for substrate coupling reduction and Q-factor improvement. Effects of the buried layer (BL) doping level and grounding mechanisms on substrate coupling are analyzed. Influences of induced depletion regions on substrate coupling are investigated. Q-factor improvement of on-chip RF inductors resulting from the interruption of BLs and part of the lossy substrate by DTP to limit electric and magnetic energy dissipation is studied. The combination of DTP with topological optimization demonstrates high Q-factor enhancement. Distributed capacitances and resistances resulting from the BL and substrate grating are evaluated. Coupling between inductors and limits of representations by lumped-element equivalent circuits to account for distributed effects are discussed. Comparison of obtained results with two-and-one-half- and three-dimensional-based commercial electromagnetic tools and with measurement data for reference structures are presented.

Index Terms—Deep-trench isolation patterning (DTP), depletion regions, eddy current, floating ground plane, local and global ground reference, Q factor, RF inductors, seal ring, substrate coupling, transverse wave formulation (TWF).

I. INTRODUCTION

MAJOR limitations of silicon-based RF integrated circuits to meet the high-performance requirements of present and next-generation communication systems principally concern parasitic couplings between sensitive function blocks and the low Q factor achievable for on-chip spiral inductors and transmission line interconnects. In order to reduce electromagnetic (EM) parasitic couplings and improve the Q factor of on-chip spiral inductors, different methodologies classified in [1] into three categories have been proposed and investigated in recent research. These three categories are, respectively, related to the optimization of inductor intrinsic parameters (thick metal interconnects [2]–[5]), architecture-based techniques (differentially driven inductors [6], [7]), and substrate stack-modification-based techniques (proton implants [8], patterned ground shields [9]–[11], micromachining substrate

Digital Object Identifier 10.1109/TMTT.2006.885579

cavities [12], trench isolation [13], [14]). All these techniques aim at reducing various energy dissipation origins involving complex physical mechanisms that include skin effect, eddy currents, and polarization/dielectric/radiation losses. To analyze energy dissipation and coupling causes in order to select or innovate appropriate isolation strategies, EM simulation tools are required. While the Q factor of on-chip spiral inductor enhancement techniques associated with inductor intrinsic parameter optimization and architecture-related approaches can be accurately analyzed using standard EM simulators, techniques and methodologies associated to substrate stack modifications remain very challenging for numerical EM methods. Accurate incorporation in EM simulations of substrate features as depletion regions, PWells, NWells, or insulating deep-trenches, as shown in Fig. 1, necessitates the modeling of stacks of inhomogeneous layers with arbitrary doping profiles. Two-and-one-half-dimensional (2.5-D) numerical integral methods well known to provide reliable results are still limited, to the authors' best knowledge, to multilayered structures with homogeneously doped layers [15]. Three-dimensional (3-D) numerical methods, suitable for the analysis of multilayered structures with arbitrarily doped layers, are penalized by extremely implosive computation complexity resulting from the high discrepancy between the substrate features scale, on the one hand, and the layout geometrical dimensions on the other. Small geometrical details impose, for an accurate discretization, space step size often a lot smaller than what can be dictated by the smallest wavelength enclosed in the simulation-domain limits. This leads to important memory requirement and CPU computation delays even if adaptive meshing procedures are associated to frequency or time interpolations. Design rules usually elaborated from experimental studies, generally based on costly trial-and-error procedures, are highly dependent on signal frequencies, as well as on substrate stack doping profiles and, therefore, must be adapted to each new technologies.

In this paper, an original EM analysis of inhomogeneous deep-trench isolation patterning (DTP) is presented for Q-factor improvement and substrate coupling reduction. Section II discusses effects of the buried layer (BL) doping level on substrate coupling. Different grounding configurations for the BLs are considered, to estimate the impact of spatial distribution of the ground contacts on the global isolation performances between sensitive blocks. In addition, the influences of induced depletion

Manuscript received March 30, 2006; revised July 11, 2006.

S. Wane is with Philips Semiconductors, 14000 Caen, France (e-mail: sidina. wane@ieee.org).

D. Bajon is with the Ecole Nationale Supérieure de l'Aéronautique et de l'Espace, 31055 Toulouse, France (e-mail: damienne.bajon@supaero.fr).

Color versions of Figs. 1–4, 7, 8(b), 9, 10, 12(a), 12(b), 13, 15, 18, 20–24(a), 25, and 27 are available online at http://ieeexplore.ieee.org.




Fig. 1. Cross section of a typical RF integrated circuit showing substrate features (deep-trench isolation, PWell, NWell, depletion regions) of disparate scales and doping profiles.

regions on substrate coupling are investigated. Section III discusses Q-factor improvement of on-chip RF inductors resulting from the interruption of BLs, and part of the lossy substrate by deep-trench patterning to limit electric and magnetic energies dissipation. The EM analysis is carried out using the hybrid transverse wave formulation (TWF) method [15] that associates the advantages of integral methods to the benefits and flexibility of differential approaches. Impacts of different deep-trench patterning options, as well as the influence of BL grounding on Q-factor enhancement are presented. The tradeoff between reduction of magnetic or electric energy dissipation is analyzed through the effects of deep-trench patterning penetration inside the substrate. The distributed capacitances resulting from the BLs and substrate grating are evaluated using a general methodology for extraction of circuits compact models. Comparisons of obtained results with 2.5-D- and 3-D-based commercial EM tools and with measurement data for reference structures show satisfactory agreement.




Fig. 2. Methodology replacing a function block (e.g., block 1) by a pad of similar dimension for substrate coupling analysis.






Fig. 3. View of the test structure for investigation of BLs conductivity and grounding configuration.

II. EFFECTS ON SUBSTRATE COUPLING OF BURIED LAYER CONDUCTIVITY AND GROUNDING: MODELING OF DEPLETION REGIONS

A. Influence of the BLs Doping Level

Since complete full-chip EM analysis including couplings between integrated components and sub-block and block functions is difficult to achieve with today's available EM design tools, a methodology to simplify circuit complexity should be considered. A simple methodology, commonly used in substrate coupling analysis, consists of replacing sensitive blocks or components by pads (p+ or n+ implants, as shown in Fig. 2) of equivalent shape and geometric dimensions. For instance, at the component level p+ plugs can represent source/drain regions and n+ buried diffusions can correspond to collectors of NPN transistors. Fig. 3 shows a test structure for the investigation of substrate coupling dependence on the BL doping level. The signal





(b)

Fig. 4. Cross-sectional view of the reference structures with: (a) BL grounded and (b) BL floating by insertion of deep-trench isolation. (a) Configuration with BL grounded. (b) Configuration with BL floating.




Fig. 5. Effects of the BL conductivity σ_{BL} and grounding on substrate coupling at 2 GHz for the test structure in Fig. 3.

pads (S) are connected to plug 1 and plug 2 representing the aggressor (injector) and victim (receiver), respectively, illustrated in Fig. 4.

The test structure is composed of a 500- μ m-thick lossy silicon substrate with a resistivity of 20 $\Omega \cdot \text{cm}$ and a 2- μ m-thick BL of conductivity σ_{BL} in siemens per meter, taken as a variable in Fig. 5, covered with an insulating silicon dioxide layer. The ground seal ring on the metal 6 level is connected to the BL by four substrate contacts through via-holes, as shown in Figs. 3 and 4. The evolution of the coupling S_{12} between the p+ plugs against the BL conductivity σ_{BL} at 2 GHz for the two different grounding configurations in Fig. 4(a) and (b) is presented in Fig. 5.




Fig. 6. Top view of the BL: (a) grounded and (b) floating configurations. (a) Configuration with continuous path between p+ plugs and ground contacts; (b) Configuration without continuous path between p+ plugs and ground contacts.

The floating configuration of the BL Fig. 4(b) is obtained by introducing a 1.5- μ m-thick trench isolation ring to isolate, from the ground contacts, the portion of the BL where the p+ plugs are diffused. This floating configuration poses some difficulties to standard 2.5-D EM design tools. The principal difficulties concern the accurate simulation of the boundary conditions at the limits of the BL domain bounded by the isolation trench ring [see Fig. 4(b) or Fig. 6(b)]. Table I shows the comparisons between different EM approaches [TWF, Sonnet Software, Momentum, High Frequency Structure Simulator (HFSS)] and measurement. The measurements are reported for $\sigma_{\rm BL} = 1000$ S/m. In Table I, the symbol "x" corresponds to situations not being properly simulated using the associate EM tool (according to the current versions). In Sonnet Software, the grounded option can be easily simulated, although the floating option is difficult to analyze because of the presence of the box imposing electric wall boundary conditions at the limits of the stack of layers.

In Momentum software, as the layer stack is assumed to have infinite space extension $[L_o = \infty \text{ and } W_o = \infty \text{ in Fig. 6(a)}]$, the grounded option is difficult to simulate; while using HFSS, particular attention has to be paid to the definition of radiating or absorbing boundary conditions matching with surrounding free space. Issues on the convergence of the simulation results against the meshing procedure also have to be considered.

As σ_{BL} increases, in Fig. 5, the BL becomes more conductive and the two p+ plugs are more and more sensitive to grounding configuration of the BL. This sensitivity of the BL to the spatial distribution of grounding contacts [16] can give rise to very different isolation performances, in particular for high values of

TABLE I								
COMPARISON BETWEEN DIFFERENT EM TOOLS FOR THE SIMULATION								
OF THE TEST STRUCTURES IN FIG. 4. AT 1 GHz								

	S_{11} and S_{12} at 2 GHz for BL Grounded -Fig. 4(a)- and BL floating -(Fig. 4(b)- with different doping profiles σ_{BL}								
		σ _{BL} = 10 ⁵	³ S/m		σ _{BL} = 10 ⁵ S/m				
EM Approach	-	3L Inded	BL Floating		BL Grounded		BL Floating		
	S ₁₁ dB	S ₁₂ dB	S ₁₁ dB	S ₁₂ dB	S ₁₁ dB	S ₁₂ dB	S ₁₁ dB	S ₁₂ dB	
TWF Method	-4	-20	-4.9	-9.5	-0.01	-71	-52	-0.5	
Mom. Software.	x	x	-5	-10	x	x	-55	-0.4	
Sonnet Software.	-3.8	-20	x	x	-0.02	-72	x	x	
HFSS Software.	-5	-22	-6	-10	-0.04	-73	-53	-0.7	
Measured data	-3.7	-19.5	-5	-10.5					

 $\sigma_{\rm BL}$. Since the ground ring and the BL cannot be rigorously assimilated to a single node despite their small dimensions (see Fig. 3), static (electrostatic or magnetostatic) approaches do not lead to accurate results [17] and full-wave attributes of the coupling have to be considered. In Fig. 5, the grounded and floating configurations for the BL exhibit roughly the same behavior against $\sigma_{\rm BL}$ for values less than or equal to 100 S/m [17]. However, for $\sigma_{\rm BL}$ greater than this limit, the two configurations lead to very different results.

The floating configuration shows a saturated, but monotonous variation of the coupling parameter S_{12} against $\sigma_{\rm BL}$: as $\sigma_{\rm BL}$ increases, the impedance between the two p+ plugs decreases and the coupling becomes more and more significant. The grounded configuration leads to very low coupling for very high values of $\sigma_{\rm BL}$ due to the short circuit impressed between the ground and signal contacts in Fig. 4(a). The observed low coupling in this case has to be considered as virtual since the associated insertion losses are dominant. Table I illustrates the virtual coupling observed for high-conductivity values of σ_{BL} . With $\sigma_{\rm BL} = 10^5$ S/m, in Table I, $S_{12} = -71$ dB and $S_{11} =$ -0.01 dB are obtained for the grounded configuration, while for the floating option, $S_{12} = -0.5 \text{ dB}$ and $S_{11} = -52 \text{ dB}$. Even for moderate values of the BL conductivity ($\sigma_{\rm BL} = 10^3$ S/m in Table I), noticeable differences can be observed between the grounded and floating options.

A normalized coupling parameter C_{12} given in (1), accounting for both the insertion and coupling parameters, has to be considered for optimum power transfer evaluation

$$C_{12} = \frac{|S_{12}|}{\sqrt{1 - |S_{11}|^2}}.$$
(1)

High absolute values of C_{12in} in decibels lead to a poor insertion parameter, while lower absolute values result in weak isolation performance. Applying (1) for $\sigma_{\rm BL} = 10^5$ S/m gives $C_{12} =$ -0.49 dB and $C_{12} = -44.61$ dB, respectively, for the floating and grounded options.




Fig. 7. Cross-sectional view of a typical CMOS structure with depletion regions NWell/p-BL and DNWell/substrate.

B. Influence of Depletion Regions

Depletions layers contribute to the frequency response of the substrate and may have significant influence on the coupling paths. The depletion regions shown in Fig. 7 result from the difference in doping level between the NWell region and the buried p-layer, on the one hand, and the deep NWell (DNWell) and the Si substrate, on the other. NW-BL designates the depletion region between the NWell region and the BL, and DNW-BL represents the depletion region between the DNWell region and Si substrate. The depletion region width is δ_{DR} . The NWell and DNWell thickness and resistivity are taken, respectively, equal to 0.75 μ m and 4 \times 10⁻⁴ Ω \cdot cm. In Fig. 7, the PWell region has the same conductivity and thickness as the BL. Fig. 8(a) compares the insertion (S_{11}) and coupling (S_{12}) parameters against frequency of the structure in Fig. 7 with ($\delta_{DR} \neq 0$) and without ($\delta_{\rm DR} \equiv 0$: reference structure) including depletion regions. Comparison between EM-simulation results with the TWF method and an equivalent-circuit model built on frequency independent R (resistance), L (inductance), C (capacitance), and G (conductance) elements in Fig. 8(b) shows satisfactory agreement for signal frequencies up to 40 GHz.

The general RLCG equivalent-circuit model of the structure without depletion layers, composed of frequency-independent lumped elements, which constitutes the "intrinsic part" in Fig. 8(b), does not result from any estimation or fitting procedure, but from exact identification between EM simulation and equivalent network responses. $C_{\rm BL}(\sigma_{\rm BL})$, $R_{\rm BL}(\sigma_{\rm BL})$, and $L_{\rm BL}(\sigma_{\rm BL})$, respectively, represent the capacitance, resistance, and inductance values associated to the electrical behavior of the BL. $G_{\rm Sub}(\rho) = 1/R_{\rm Sub}(\rho)$ is the substrate conductance and $C_{\rm Sub}(\rho)$ represents the substrate capacitance. Table II




Fig. 8. S_{11} - and S_{12} -parameters against frequency of the structure in Fig. 7: Comparison between: (a) EM simulation results and general RLCG model. (b) Asymmetric RLCG equivalent network including depletion region capacitances.

TABLE II RLCG Extracted Values for the Electrical Equivalent Circuit in Fig. 8(b)

RLCG Parameter Elements	R_{Sub} (Ω)	C _{Sub} (fF)	R_{BL} (Ω)	L _{BL} (nH)	C _{BL} (fF)	C _{NW-BL} (fF)	С _{DW-BL} (fF)
Extracted Values TWF-simulation	615	18	3300	0.15	0.16	16	112

gives the nominal values extracted from EM simulations for the intrinsic part of the equivalent circuit in Fig. 8(b).

The depletion region NW-BL is represented by the vertical (peripheral) capacitance $C_{\rm NW-BL}$. The depletion region DNW-BL is approximated by the horizontal capacitance $C_{\rm DNW-BL}$. Both $C_{\rm NW-BL}$ and $C_{\rm DNW-BL}$ are inserted in the equivalent network as lumped elements between parallel and serial coupling branches without modifying the obtained values of the *RLCG* elements extracted from the EM simulation of the structure without depletion layers. The equivalent network obtained in this way demonstrates in Fig. 9 its capability to predict the results obtained with the EM simulation including the depletion layers. In Fig. 8(b), the two-ports Q_S are related to the parasitics resulting from the numerical EM exciting sources or measurement probing. Fig. 8(a) shows that the effects of the depletion regions become transparency at high frequency, around 20 GHz for the considered nominal values.




Fig. 9. Effects of the depletion region capacitance CNW-BL on the coupling parameter S_{12} against frequency: comparison between the RLCG model and EM simulation (for $\delta_{\rm DR} = 0.8 \ \mu$ m) results.

Fig. 9 presents the evolution against the frequency of coupling parameter S_{12} deduced from the RLCG model for different values of the depletion layer peripheral capacitance ($C_{\rm NWBL} = 2.5, 5, 7.5$, and 10 fF). The EM simulation results for a depletion region width $\delta_{\rm DR} = 0.8 \ \mu m$ are in good agreement, particularly at low frequency, with the RLCG model results for a peripheral capacitance $C_{\rm NWBL} = 2.5$ fF.

C. Effects of Local and Global Ground References

The analysis of RF or microwave circuits generally refers to specified input and output ports for the determination of their parameters (scattering, impedance, or admittance parameters). In nodal analysis, a port is reduced to a node (with zero spatial extension) defined as a two-terminal element: one terminal corresponding to the signal and the other representing the common "global" ground reference. However, in EM analysis, a port has a nonzero spatial extension (assumed to be small in regard to the wavelength for an univocal definition of voltages and currents) and cannot always be referred to as a "global" ground. To accurately account, in EM analysis, for real measurement conditions, the probing pattern used in the measurement setup protocol must be included in the simulation. Fig. 10 shows a coplanar waveguide (CPW) pattern used for the analysis of a device-under-test (DUT). The finite extension of the floating lossy ground plane renders the definition of a common ground reference difficult because of the resulting attenuation and delay in the ground return current. Moreover, as EM excitation sources most often assume uniform distribution of EM fields [see Fig. 11(a) and (b)], the port discontinuities are represented in Fig. 10 by the two-port Q_S identified to the Z_{series} , Y_{shunt} , and N elements, which may corrupt the interpretation of the numerical simulation results.

To investigate the impact on EM couplings of "local" and "global" ground references illustrated in Fig. 12(c), the two grounding options shown in Fig. 12(a) and (b) are considered. Fig. 12(a) corresponds to a floating lossy ground seal ring and Fig. 12(b) represents a numerically auto-grounded microstrip (MST)-like configuration. The MST-like configuration could also be considered with a floating ground option (by toggling the auto-ground reference). The seal ring configuration could






Fig. 10. CPW GSG pattern for the analysis/measurement of a DUT and illustration of current density and electric field, respectively, in MST and CPW numerical EM excitations.




Fig. 11. (a) Nonuniform (real excitations) field distribution and (b) uniform field (numerical excitations) distribution on the exciting port regions.

be associated to the auto-grounded option (by connecting autoground reference) as well. These two complementary combinations are not represented in Fig. 12 due to space restrictions.

The wiring inductances (L_{Feed}) and serial resistances (R_{Feed}) of the feeding interconnections contacting the signal pads to the DUT and the seal ring electrical lumped elements L_G and R_G representation are rigorously deduced from EM simulations results of Fig. 13 with an original deembedding procedure for floating ground references.

Fig. 13 shows the simulated S-parameters of the seal ground ring without a DUT or interconnect [see Fig. 12(a)] and with a 400- μ m-long transmission line (as shown in the inset) in the floating ground reference option.

In Fig. 14, the floating ground reference configuration in Fig. 12(a) is referred to as CPW configuration and compared to the auto-ground configurations in Fig. 12(b) for the computation of the coupling parameter S_{12} against frequency of the test structures in Fig. 6. Significant differences can be observed between the floating ground reference and the auto-grounded options. The auto-grounded option is investigated for both




Fig. 12. (a) Two-port with floating ground reference. (b) Two-port with numerically auto-grounded reference. (c) Multiport with local and global ground references.




Fig. 13. S_{11} and S_{12} against frequency of a coplanar transmission line with floating seal ground ring: characterization of the seal ground ring.

MST and CPW excitations illustrated in the inset of Fig. 10; noticeably different behavior has to be underlined. It is essential to notice that the S-parameters in Fig. 14 include the effects of the numerical source discontinuities (two-port Q_S) and




Fig. 14. Comparison between the floating ground reference option and the auto-ground configuration for the computation of the coupling parameter S_{12} against frequency of the structures in Fig. 6.

the parasitics L_{Feed} , R_{Feed} , L_G , and R_G resulting from the inductances and resistances of the feeding interconnects and seal ground ring.

The coupling parameter exhibits a nonmonotonous behavior against frequency for the floating CPW configurations. At low frequency (less than 5 GHz in Fig. 14), a coupling decreasing in magnitude as the frequency increases is observed due to the presence of the floating seal ground ring. However, at high frequency, coupling increasing in magnitude as the frequency increases is observed. Both for the MST option and CPW configuration, floating BLs lead to greater coupling.

III. INTERRUPTION OF BLS BY DTP

A. Effects of DTP on EM Coupling Between Interconnects: Influence of Floating Ring Loops

To investigate the effects of the metal topology on the deeptrench isolation performances to reduce EM coupling, the two test case structures shown in Fig. 15 are simulated using the TWF method. In the first test case structure of Fig. 15(a), the two ground–signal–ground (GSG) probes, with the associated feeding lines, represent the aggressor (noise source or excitation) and the victim separated by concentric floating ring loops. The second test case in Fig. 15(b) represents two coupled interconnect lines separated by the concentric rings, as in Fig. 15(a).

Couplings dependence against the number of ring loops (turns) for the test case structure in Fig. 15(a) is investigated in Fig. 16: as the number of ring loops decreases, isolation performances decreases at low and moderate frequencies.

This is not true at high frequency, above 20 GHz, because of various higher order effects. The influence of different options of deep trench patterning on EM coupling is shown in Fig. 17(a). The options without DTP and without floating ring loops correspond to the reference structures with the BL [assuming the nominal values for the conductivity (1000 S/m) and thickness (2 μ m)]. It is observed, but not reported here for conciseness reasons, that floating ring loops can significantly corrupt isolation performances in presence of low-resistivity BLs in both test-




Fig. 15. Reference structures with floating ring loops for: (a) high- and (b) low-impedance configurations for investigation of metal topology effects on the efficiency of deep trench patterning (DTP-X and DTP-Y).




Fig. 16. Coupling against the frequency for different number of ring loops.

case structures. However, introducing DTP leads to important reduction of coupling effects. In the case of the test-case structure with interconnect lines, the existence of privileged directions for the DTP has to be observed [18]. In Fig. 17(a), DTP-X and DTP-Y, respectively, represent deep trench patterning in the x- and y-directions, namely perpendicular or parallel directions to the interconnect lines in Fig. 15(b).

The interruption of the BL and part of the silicon substrate by DPT-X leads, in Fig. 17(a), to better isolation performances




Fig. 17. (a) Isolation and coupling parameters against frequency for various options of deep trench patterning (DTP-X, DTP-Y). (b) Impacts of BL grounding on coupling with floating ring loops. The parameters are $L_x = 300 \,\mu$ m, $L_y = 430 \,\mu$ m, the separation distance between ring loops $s = 18.75 \,\mu$ m, $w = 37.5 \,\mu$ m, the length of the interconnect lines $L_{lines} = 600 \,\mu$ m, the spacing between lines is $d = 470 \,\mu$ m.

(increased absolute value of S_{13} - and S_{14} -parameters) up to 50 GHz. Fig. 17(b) compares isolation performances in the presence of floating ring loops for grounded and floating BL. For the grounded configuration of the BL, comparison of the obtained simulation results with Sonnet Software simulations shows satisfactory agreement (for reference structures without DTP).

B. Effects of DTP on the Q Factor of Spiral Inductors

The penetration of the magnetic field into the substrate stack causes magnetic energy losses that result in low-Q factor and substrate coupling problems. In order to increase the impedance paths of undesirable eddy currents induced by the magnetic field in the substrate stack, DTP is introduced underneath the inductor to interrupt the lossy BL and part of the lossy silicon substrate, as illustrated in Fig. 18. Fig. 19 shows the effect against frequency of low-resistivity BL (BP layer) beneath the inductor on the Q factor.




Fig. 18. Eddy current induced by spiral inductor magnetic field on semiconducting layers: insertion of trench isolation to increase impedance path of eddy current.




Fig. 19. Influence of a BL (BP-Layer) on the Q factor against frequency.

Removing the BL increases both the Q factor and the vertical electric field penetrating into the substrate. A tradeoff between reduced eddy currents and limited penetration of vertical electric field can be obtained in breaking the underlying BL and Si substrate by the deep trench patterning. In fact, the deep trench patterning acts as blocking p-n-p junctions perpendicularly to the spiral inductor traces. As the blocking deep trench patterning imposes local high-impedance boundary conditions, it must be narrow enough to limit losses resulting from the penetration of vertical electric field into the substrate stack.

The impact of a deep trench patterning on the Q factor against frequency is presented in Fig. 20(a) in reference to deep trench patterning options shown in Fig. 21, and in comparison with a reference structure without deep trench patterning. The option BP designates the case where deep trench patterning is limited to the BP layer. Option BP-Si represents the case where the deep trench patterning penetrates both the BP and Si substrate. Options BP-G and BP-F, respectively, refer to configurations where the BP is grounded and floating.

It is seen that the deep trench patterning leads to a higher Q factor when the BL is floating. In addition to interrupting the BL, penetration of the deep trench patterning inside the Si substrate improves the Q factor in the BP-Si-G case.




Fig. 20. Effects of the DTP on the Q factor versus frequency: (a) impact of the penetration depth ($h_{\rm DT-Sub}$) into the substrate and of BL BP grounding. (b) View of deep trench patterning interrupting the BL and part of the substrate, distributed capacitances from [1].

The Q factor is computed using the following conventional definition (2), directly drawn from energy dissipation considerations, where y_{in} designates the short-circuit input admittance of the spiral inductor

$$Q = 2\pi \frac{E_{\text{stored}}}{T \times P_{\text{dissipated}}} \cong 2\omega \frac{|\overline{W}_m| - |\overline{W}_e|}{P_{\text{dissipated}}} = \frac{-\text{Im}(y_{\text{in}})}{\text{Re}(y_{\text{in}})}.$$
(2)

In (2), $P_{\text{dissipated}}$ designates the dissipated power, T denotes the period, and ω is the pulsation. The approximation of the total stored energy $|\overline{W}_m| - |\overline{W}_e|$ represents the difference between the average stored magnetic and electric energies. Such approximation in terms of admittance parameters (for a two-port model) is only valid when $|\overline{W}_m|$ is much greater than $|\overline{W}_e|$ as the proposed definition for the Q factor drops to zero at the resonant frequency. Other definitions for the Q factor can be considered and compared [19]. In this study, we restrict ourselves to the conventional definition in (2).

The interruption of the BL and a part of the Si substrate results in floating BL and Si fragments. This introduces distributed capacitances with the traces of the spiral inductor C_{high} with the noninterrupted part of the Si substrate C_{low} and with other surrounding fragments C_{peri} , as illustrated in Fig. 20(b). Average extracted values of 0.30 and 0.13 fF/ μ m are obtained for C_{high} , respectively, without and with deep trench patterning at 0.1 GHz.




Fig. 21. View of different deep trench patterning options and zoom on the interrupted BL according option IV from [1].

This shows that the deep trench patterning considerably reduces the capacitance to substrate. The per square sheet resistance of the BP fragments [real part of Z_{fragment} in Fig. 20(b)] is $R_{\text{BP}}(R_{\text{BL}}) = 590 \ \Omega/\Box$ at 0.1 GHz.

Comparative analysis in terms of the maximum Q factor of the four options for the deep trench patterning in Fig. 21 leads to the following design rule where the symbol $\succ \succ$ denotes potentially greater than

$$Q_{\text{option(IV)}} \succ \succ Q_{\text{option(III)}} \succ \succ Q_{\text{option(II)}} \succ \succ Q_{\text{option(I)}}.$$
(3)

Such a design rule has to be carefully understood as strongly dependant on the relative values of the substrate and BL resistivities, on one hand, and on the considered frequency range, on the other.

C. Comparison With Measurement Results and With Other Relevant EM Methods

A 4.5-turn on-chip square inductor is considered as a reference structure for comparison with published measurement data [13] and with simulation results from commercial EM tools.

The outermost strip of the inductor (on metals 5 and 4) is 200 μ m with a strip width of 14 μ m and a turn-to-turn spacing $s = 3 \mu$ m. Metal 5 is separated from the substrate by a 7.1- μ m-thick silicon dioxide. The first five rows of Table III present comparisons between our simulation results using the TWF method and measurement data with and without deep trench patterning ($W_{\rm DTP} = 1.5 \mu$ m). Comparison with simulation results from the method-of-moments-based commercial EM tools without deep trench patterning is also reported in

METHODS	Q _{MAX}	F _{RES} . GHz	L _{ind} nH	C _{ind} fF	$\stackrel{R_{ind}}{\Omega}$	C _{si} fF	${\sf R}_{\sf Si} \ \Omega$
Method of Moment reference without DTP	6.15	11	4.5	11.2	6.3	110	580
Measurement reference [13] without DTP	6.43	11.3	4.12	10	6.77	100	600
This work TWF-method reference without DTP	6	11	4.25	11	6.20	110	595
Measurement reference [13] with DTP	7.5	11.5	4.12	10	6.77	66.9	748
This work TWF-method reference with DTP	8	11.75	4.25	11	6.20	63	730
This work TWF-method Improved Structure	31.5	12	4.4	9.5	1.66	55	780

TABLE III Comparison With Measurement Data [13] and Commercial EM Software for the Reference Structure in Part From [1]




Fig. 22. Simple Pi-equivalent-circuit model of the inductor from [1].

Table III. The columns of Table III, respectively, refer to the Q-factor maximum value Q_{max} , the resonant frequency F_{res} —at which the Q factor drops to zero—and, considering the Pi-equivalent circuit model in Fig. 22 for the reference structure, the inductor value L_{ind} , the parallel capacitance C_{ind} , the serial resistance R_{ind} and the homogenous substrate elements C_{si} and R_{si} .

The last row of Table III presents improved performances of the on-chip inductor resulting from a combination of deep trench patterning and topological optimization.

Although the concept of layout optimization for inductors has already been mentioned in previous studies [20], its application in conjunction with DTP is original and has never been proposed, to the authors' best knowledge.

The idea of topological optimization consists of choosing a different strip width for each inductor turn. Wider width for




Fig. 23. *Q*-factor enhancement resulting from DTP isolation in conjunction with topology optimization from [1].

the outer turns reduces ohmic losses, predominant in the external turns, while narrow width is considered for the inner turns, where the magnetic field is maximum.

Fig. 23 shows the Q factor of the improved structure against the frequency in comparison with the reference structure, demonstrating a significant enhancement of approximately 400% for the maximum Q factor.

In Fig. 24(b), the influence against frequency of the BL grounding on the coupling between the two square inductors shown in Fig. 24(a) is presented. Each inductor has the geometric properties of the reference structure in Table III. It is observed that a floating BL induces more coupling than a grounded BL, particularly at high frequencies. Fig. 25(a) and (b) shows the distribution of the current density magnitude on the interface between the BL and Si substrate, respectively, with and without deep trench patterning (option IV of Fig. 21). Reduced dissipated power can be observed when deep trench patterning is interrupted by the BL.

D. Extraction of Compact Circuit Model Parameters for Back Annotation of Parasitic Elements

Methodology for Compact Circuit Model Parameters Extraction: Starting from EM analysis results, the methodology for model parameter extraction uses a rational function representation of transfer functions to approximate impedance or admittance parameters as a ratio of polynomials [21]–[23]. Casting impedance or admittance matrix elements in a pole-residue form gives a straightforward way to determine compact equivalentcircuit models composed of frequency-independent elements. This allows for the derivation of a general wideband N-Pi equivalent-circuit representation shown in Fig. 26 that properly accounts for the different behaviors resulting from skin effect, eddy-current losses, and semiconductor doping profiles space variation. Limits of single Pi-network representations are discussed in [24] and [25].

The extraction procedure first determines the unknown complex coefficients of the numerator and denominator polynomials in (4) for a given function $F(\omega)$ representing the series




Fig. 24. (a) View of two coupled on-chip inductors. (b) Evolution of the coupling S21-parameter against frequency for the reference structure: effects of the BL grounding from [1].

impedance $Z_{Sk}(\omega)$ or the shunt (parallel) admittance $Y_{Pk}(\omega)$ in Fig. 26

$$F(\omega) = F_r(\omega) + jF_i(\omega) = \frac{\sum_{k=0}^p \underline{n}_k s^k}{1 + \sum_{k=1}^p \underline{d}_k s^k}$$
(4)

where $F_r(\omega)$ and $F_i(\omega)$ are, respectively, the real and imaginary parts of the rational function $F(\omega)$ with $s = j\omega$, with ω denoting the pulsation and assuming a normalization $\underline{d_0}$ to unity with $\underline{n_k} = n_k + jn'_k$ and $\underline{d_k} = d_k + jd'_k$. Taking p an odd integer without loss of generality, the expan-

sion of (4) gives

$$F_{r}(\omega) - n_{0} + \sum_{q=1}^{(p-1)/2} \left(F_{r}(\omega)d_{2q} - F_{i}(\omega)d'_{2q} - n_{2q}\right)(-1)^{q}\omega^{2q} - \sum_{q=0}^{(p-1)/2} \left(F_{i}(\omega)d_{2q+1} + F_{r}(\omega)d'_{2q+1} - n'_{2q+1}\right)(-1)^{q}\omega^{2q+1} = 0$$
(5)




Fig. 25. Current density distribution at 2 GHz on the interface between the BL and the Si substrate: (a) without and (b) with deep trench patterning (option IV of Fig. 21). From [1]. (a) BL level without DTP (Option I). (b) BL level with DTP (Option IV).





Fig. 26. (a) Single Pi-equivalent circuit. (b) Generalized N-Pi-equivalent-circuit representations.






Fig. 27. Electrical equivalent-circuit representation of the two-coupled inductors.

for the real and imaginary parts, respectively. From (5) and (6), a linear set of algebraic equations (7) is built where the vector $X_{n,d}$ collects the unknown coefficients n_k , n'_k , d_k , and d'_k of the polynomials in the numerator and denominator of (4)

$$M(\omega, F_r, F_i) \times X_{n,d} = g(\omega, F_r, F_i).$$
(7)

The rectangular matrix M and the vector g both depend on the frequency and on the real and imaginary parts of the rational function $F(\omega)$. Once the vector of the unknown coefficients is determined using an appropriate numerical technique (enhanced QR factorization optimal for ill-conditioned large matrix systems), the denominator of $F(\omega)$ is factored to obtain the stable poles

$$F(\omega) = F_{\text{direct}}(\omega) + \sum_{v=1}^{m} \sum_{r=1}^{R_{\text{Max}}} \frac{r_r}{(s - P_r)^v}.$$
 (8)

In (8), $F_{\text{direct}}(\omega)$ is the direct term and P_r is the pole of order r with a multiplicity v. r_r designates the residue of order r, with R_{Max} being the total number of poles.

Extraction of Spiral Inductor Models: The extraction of a general and compact model of two coupled on-chip inductors in Fig. 27 uses a symmetric single pi equivalent-circuit representation shown in Fig. 26(a) for each inductor. $L_{\text{ind},j=1,2}$, $R_{\text{ind},j=1,2}$, and $C_{\text{ind},j=1,2}$, respectively, designate the series inductance, series resistance, and series feed-forward capacitance. The BL conductance $G_{\text{BL},j=1,2}$ and parasitic capacitance $C_{\text{BL},j=1,2}$ in series with the substrate conductance $G_{\text{Sub},j=1,2}$ and parasitic capacitance $C_{\text{Sub},j=1,2}$ and the inter-metal capacitance $C_{\text{Ox},j=1,2}$ represent the shunt element of the inductor equivalent circuit.

In Table IV, the nominal values of $G_{\text{BL},j=1,2} = 1/R_{\text{BL},j=1,2}$, $C_{\text{BL},j=1,2}$, $G_{\text{Sub},j=1,2} = 1/R_{\text{Sub},j=1,2}$, $C_{\text{Sub},j=1,2}$, and $C_{\text{Ox},j=1,2}$ extracted from EM simulations for the reference inductor structure of Table I are reported. Since for design reasons the inductance value $L_{\text{ind},j=1,2}$ are not really tunable, only effects of the element parameters $R_{\text{ind},j=1,2}$, $G_{\text{BL},j=1,2}$, $C_{\text{BL},j=1,2}$, $G_{\text{Sub},j=1,2}$, and $C_{\text{Sub},j=1,2}$ on the Q factor will be studied.

TABLE IV Extracted Substrate Elements in Fig. 3(b)

Substrate	C _{Ox1}	R _{Sub1}	C _{Sub1}	R_{BL1}	C _{BL1}
Parameter	=C _{Ox2}	=R _{Sub2}	=C _{Sub2}	= R_{BL2}	=C _{BL2}
Elements	(fF)	(Ω)	(fF)	(Ω)	(fF)
Extracted Values (TWF-method)	130	650	110	Variable nominal =600	variable




Fig. 28. Insertion of a parasitic transformers in the equivalent-circuit representation of a single inductor to account for magnetic losses: (a) in single π -network and (b) in generalized N-Pi-network.

Closed-form expressions of the real and imaginary parts of the short-circuit input admittance y_{in} for a single spiral inductor in the inset of Fig. 23 are given by (9) and (10)

$$\operatorname{Re}(y_{\mathrm{in}}) = \underbrace{\frac{1}{R_{\mathrm{ind}}} \times \frac{1}{1 + Q_{\mathrm{ind}}^{2}}}_{\substack{\text{Inductor intrinsic}\\ \operatorname{contribution}}} + \underbrace{\frac{\omega^{2}RC_{\mathrm{ox}}^{2}}{1 + \omega^{2}R^{2}(C_{\mathrm{ox}} + C)^{2}}}_{\substack{\text{Substrate Stack intrinsic}\\ \operatorname{contribution}}}$$
(9)
$$\operatorname{Im}(y_{\mathrm{in}}) = \underbrace{\omega C_{\mathrm{ind}} - \frac{1}{R_{\mathrm{ind}}} \times \frac{Q_{\mathrm{ind}}}{1 + Q_{\mathrm{ind}}^{2}}}_{\substack{\text{inductor intrinsic}\\ \operatorname{contribution}}} + \underbrace{\omega C_{\mathrm{ox}} \times \frac{1 + \omega^{2}R^{2}C(C + C_{\mathrm{ox}})}{1 + \omega^{2}R^{2}(C + C_{\mathrm{ox}})^{2}}}_{\substack{\text{Substrate Stack intrinsic}\\ \operatorname{contribution}}}$$
(10)

where $Q_{\text{ind}} = (\omega L_{\text{ind}}/R_{\text{ind}})$, $R = R_{\text{BL}} + R_{\text{Sub}}$, and $C = (C_{\text{BL}} \times C_{\text{Sub}})/(C_{\text{BL}} + C_{\text{Sub}})$




Fig. 29. Effects of BL grounding on the magnitude of Y_{11} - and Y_{12} -parameters against frequency for the two square coupled inductors.




Fig. 30. Evolution of the conventional Q factor against the inductor series resistance at different frequencies.

The closed-form expressions split the real and imaginary parts of y_{in} into separate contributions of the intrinsic inductor contribution and the intrinsic substrate stack contribution. Thus, (9) and (10) inspired by the equivalent-circuit representation in Fig. 22 do not show coupling through magnetic losses between the intrinsic inductor elements (L_{ind} , R_{ind} , and C_{ind}) and the substrate stack parameters (C_{Ox} , R_{BL} , C_{BL} , R_{Sub} , and C_{Sub}). Such magnetic coupling can be accounted for by adding to the equivalent circuit a parasitic transformer with a secondary winding connected to R representing the equivalent resistance of the BL and Si substrate, as illustrated in Fig. 28. The parasitic transformer (1 : n) adds the terms $n^2 \times (R_{ind}/R(\sigma_{BL}, \rho))$ and $n^2 \times (\omega L_{ind}/R(\sigma_{BL}, \rho))$, respectively, to the real and imaginary parts of y_{in} in (9) and (10). Theses two terms will account




Fig. 31. Evolution of the conventional Q factor against frequency: (a) for different values of $R_{\rm BL}$ and (b) for different values of $C_{\rm BL}$.

for the coupling between the intrinsic inductor contribution and the intrinsic substrate stack contribution. This coupling is one of the main reasons why general conclusions on deep trench efficiency are closely related to the involved resistivities and frequency ranges.

In the general pole-residue form of (8), the series impedance in the N-pi equivalent-circuit representation can be modeled using the following relation:

$$R_{\text{Ind}} + j\omega L_{\text{ind}} - Z_{\text{Series},k}(\omega) = \sum_{n=1}^{N} \frac{K_{M_n}}{R_n + j\omega L_n} \qquad (11)$$

where R_{Ind} and L_{ind} , respectively, represent the dc resistance and dc inductance with $M_n = j\omega\sqrt{K_{M_n}}$ denoting a mutual inductance contribution in Fig. 28.

The shunt (or parallel) admittance Y_{Shunt} in Fig. 28(b) is given by the following relation:

$$(Y_{\text{Shunt}}(\omega))^{-1} - \frac{1}{j\omega C_{\text{ox}}} = Z_{\text{Sub-BL}}$$
(12)




Fig. 32. Evolution of the conventional Q factor: (a) against $C_{\rm Sub}$ and (b) against $G_{\rm Sub}$ at 3 GHz.

where $Z_{\text{Sub-BL}}$ represents the parallel impedance formed by the substrate stack, except oxide layers

$$Z_{\text{Sub-BL}} = \sum_{n=1}^{N} \left(\frac{1}{G_{\text{Sub},n} + j\omega C_{\text{Sub},n}} + \frac{1}{G_{\text{BL},n} + j\omega C_{\text{BL},n}} \right).$$
(13)

The quality factor Q of the inductor can be deduced using (2) from (9) and (10).

Although magnetic losses can be accounted for in the electrical equivalent circuit, effects related to the electrical state of the BL (grounded or floating) remain difficult to represent by lumped elements. Fig. 29 shows the effects against the frequency on the admittance parameters Y_{11} and Y_{12} of the two spiral inductors in Fig. 27 of the grounded and floating BL.

In Fig. 30, the variation of the Q factor against the inductor series resistance $R_{\text{ind},j=1,2}$ is presented for different frequencies (1–4 GHz). Lower values of $R_{\text{ind},j=1,2}$ lead to greater Q factors at low frequency. Lower values for $R_{\text{ind},j=1,2}$ are achievable by increasing the inductor metal thickness (use of copper metallization) [2]–[4] or by means of geometry and topology optimization. Fig. 31(a) and (b) shows the variation against the frequency of the Q factor, respectively, for different values of the BL resistance ($R_{\text{BL},j=1,2} = 10, 10^2, 10^3, 10^4 \Omega$) and parasitic capacitance ($C_{\text{BL},j=1,2} = 1, 10, 100$ and 200 fF). It is seen that the maximum Q factor increases as the BL resistance and capacitance increase.

The dependence of the Q factor on the substrate parasitic conductance $G_{\text{Sub},j=1,2}$ and capacitance $C_{\text{Sub},j=1,2}$ is presented in Fig. 32(a) and (b), respectively, at 3 GHz. The variation of the Q factor against $G_{\text{Sub},j=1,2}$ presents a minimum value around 0.01 S. Lower substrate conductance $G_{\text{Sub},j=1,2}$ increases the maximum value of the Q factor. Lower $G_{\text{Sub},j=1,2}$ can be achieved by introducing between the BL and substrate a polysilicon patterned ground shield [9], [10], [26] or by inserting a local semi-insulating region in the silicon substrate obtained with proton implants.

IV. CONCLUSION

EM analysis of patterned deep-trench isolation for substrate coupling reduction and Q-factor enhancement, using the TWFmethod, has been presented. Dependence of substrate coupling on the BL doping level and grounding configuration has been discussed. Influences of induced depletion regions on substrate coupling have been investigated. Evaluation, from EM simulations, of depletion regions capacitances has been proposed. Interruption of BLs and part of the silicon substrate by DTP to improve on-chip spiral inductor Q factors have been studied. The effects of the DTP penetration inside the substrate on the quality factor have been investigated. Distributed capacitances resulting from the BL grating have been evaluated. It has been observed that DTP considerably reduces the capacitances to substrate by a factor exceeding 50%. Combination of DTP with layout topological optimization has demonstrated high Q-factor improvement exceeding $4 \times$ enhancement. It has been shown that introduction of DTP can be more efficient in term of coupling reduction than completely removing the BL because of Si substrate screening provided by the remaining BL fragment. Limits of electrical lumped-element representation to account for distributed effects and magnetic losses are discussed. A general methodology for systematic extraction of compact equivalentcircuit models including mutual coupling terms has been proposed. The evolutions of the Q factor against extracted compact equivalent-circuit parameters have been presented allowing for direct optimization in common circuit simulators. The simulation results obtained with the TWF approach have been successfully validated by comparison with other relevant EM methods (2.5-D and 3-D approaches) and with published measurement data for reference structures.

ACKNOWLEDGMENT

The authors would like to thank the reviewers for their suggestions concerning the final form of this paper.

REFERENCES

 S. Wane and D. Bajon, "Electromagnetic investigation on RF spiral inductors with inhomogeneous patterned deep-trench isolation," presented at the IEEE MTT-S Int. Microw. Symp. San Francisco, CA, 2006.

- [2] J. N. Burghartz, D. C. Edelstein, K. A. Jenkins, and Y. H. Kwark, "Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates," *IEEE Trans. Microw. Theory Tech.*, vol. 45, no. 10, pp. 1961–1967, Oct. 1997.
- [3] Y.-S. Choi and J.-B. Yoon, "Experimental analysis of the effect of metal thickness on the quality factor in integrated spiral inductors for RFICs," *IEEE Electron Device Lett.*, vol. 25, no. 2, pp. 76–78, Feb. 2004.
- [4] W. B. Kuhn and N. M. Ibrahim, "Analysis of current crowding effects in multiturn spiral inductors," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 1, pp. 31–38, Jan. 2001.
- [5] W. B. Kuhn, A. W. Orsborn, M. C. Peterson, S. R. Kythakyapuzha, A. I. Hussien, J. Zhang, J. Li, E. A. Shumaker, and N. C. Nair, "Spiral inductor performance in deep-submicron bulk-CMOS with copper interconnects," in *IEEE MTT-S Int. Microw. Symp. Dig*, 2002, pp. 301–304.
- [6] M. Danesh and J. R. Long, "Differentially driven symmetric microstrip inductors," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 1, pp. 332–340, Jan. 2002.
- [7] C.-C. Tang, C.-H. Wu, and S.-I. Liu, "Miniature 3-D inductors in standard CMOS process," *IEEE J. Solid-State Circuits*, vol. 37, no. 4, pp. 471–480, Apr. 2002.
- [8] T.-S. Chen, J. D.-S. Deng, C.-Y. Lee, and C.-H. Kao, "Improved performance of Si-based spiral inductors," *IEEE Microw. Wireless Compon. Lett.*, vol. 14, no. 10, pp. 466–468, Oct. 2004.
- [9] C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 743–752, May 1998.
- [10] S. Akatimagool, D. Bajon, and H. Baudrand, "Analysis of multi-layer integrated inductors with wave concept iterative procedure (WCIP)," in *IEEE MTT-S Int. Microw. Symp. Dig.*, May 2001, vol. 3, pp. 1941–1944.
- [11] J.-H. Chang, Y.-S. Youn, H.-K. Yu, and C.-K. Kim, "Effects of dummy patterns and substrate on spiral inductors for sub-micron RF ICs," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 2002, pp. 529–532.
- [12] J. B. Yoon, B. K. Kim, C. H. Han, E. Yoon, and C. K. Kim, "Surface micromachined solenoid on-Si and on-glass inductors for RF applications," *IEEE Electron Device Lett.*, vol. 20, no. 9, pp. 487–489, Sep. 1999.
- [13] C. A. Chang, S. Tseng, J. Y. Chuang, S. Jiang, and J. A. Yeh, "Characterization of spiral inductors with patterned floating structures," *IEEE J. Solid-State Circuits*, vol. 52, no. 5, pp. 1375–1380, May 2004.
- [14] C. S. Kim, P. Park, J.-W. Park, N. Hwang, and H. K. Yu, "Deep trench guard technology to suppress coupling between inductors in silicon RFIC," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2001, vol. 3, pp. 1873–1876.
- [15] S. Wane, D. Bajon, H. Baudrand, and P. Gamand, "A new full-wave hybrid differential-integral approach for the investigation of multilayer structures including non-uniformly doped diffusions," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 1, pp. 200–215, Jan. 2005.
- [16] M. B. Steer, J. F. Harvey, J. W. Mink, M. N. Abdulla, C. E. Christoffersen, H. M. Gutierrez, P. L. Heron, C. W. Hicks, A. I. Khalil, U. A. Mughal, S. B. Nakazawa, T. W. Nuteson, J. Patwardhan, S. G. Skaggs, M. A. Summers, S. Wang, and A. B. Yakovlev, "Global modeling of spatially distributed microwave and millimeter-wave systems," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 6, pp. 830–837, Jun. 1999.
- [17] S. Wane, D. Bajon, H. Baudrand, C. Biard, J. Langanay, and P. Gamand, "Effects of buried layers doping rate on substrate noise coupling: Efficiency of deep trench techniques to improve isolation capability," in *IEEE RFIC Symp. Dig.*, Jun. 2004, pp. 179–182.
- [18] S. Wane and D. Bajon, "Influence of interrupting buried layers and ringloops on electromagnetic coupling in RFIC's," in *IEEE AP-S Symp. Dig.*, Jul. 2006, pp. 4349–4352.
- [19] H. Jiang, Y. W., J. A. Yeh, and N. C. Tien, "On-chip spiral inductors suspended over deep copper-lined cavities," *IEEE Trans. Microw. Theory Tech.*, vol. 48, no. 12, pp. 2415–2422, Dec. 2000.
- [20] J. M. López-Villegas, J. Samitier, C. Cané, P. Losantos, and J. Bausells, "Improvement of the quality factor of RF integrated inductors by layout optimization," *IEEE Trans. Microw. Theory Tech.*, vol. 48, no. 1, pp. 76–82, Jan. 2000.
- [21] M. Elzinga, K. Virga, L. Zhao, and J. L. Prince, "Pole-residue formulation for transient simulation of high-frequency interconnects using householder LS curve-fitting techniques," *IEEE Trans. Adv. Packag.*, vol. 25, no. 2, pp. 142–147, May 2000.
- [22] T. Mangold and P. Russer, "Full-wave modeling and automatic equivalent-circuit generation of millimeter wave planar and multilayer structures," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 6, pp. 851–858, Jun. 1999.

- [23] P. Russer and A. C. Cangellaris, "Network oriented modeling, complexity reduction and system identification techniques for electromagnetic systems," in *Proc. 4th Int. Comput. Electromagn. in Time-Domain: TLM/FDTD and Relat. Tech. Workshop*, Nottingham, U.K., Sep. 17–19, 2001, pp. 105–122.
- [24] Y. Cao, R. A. Groves, X. Huang, N. D. Zamdmer, J.-O. Plouchart, R. A. Wachnik, T.-J. King, and C. Hu, "Frequency-independent equivalent circuit model for on-chip spiral inductors," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 419–426, Mar. 2003.
- [25] A. C. Watson, D. Melendy, P. Francis, K. Hwang, and A. Weisshaar, "A comprehensive compact-modeling methodology for spiral inductors in silicon-based RFICs," *IEEE Trans. Microw. Theory Tech.*, vol. 52, no. 3, pp. 849–857, Mar. 2004.
- [26] S. Wane, D. Bajon, H. Baudrand, and P. Gamand, "Multilevel approach for the investigation of substrate parasitic in mixed-signal IC's from full-wave analysis," in *IEEE RFIC Symp. Dig.*, Jun. 2003, pp. 263–266.



Sidina Wane (M'98) was born in Kaedi, Mauritania, in 1972. He received the Eng.-Dipl. degree in electrical engineering (with high honors) and D.E.A. degree in optics and microwave communication systems (with high honors), from the Ecole Nationale d'Ingénieurs de Tunis (ENIT), Tunis, Tunisia, in 1998 and 1999, respectively, and the Ph.D. degree in microwaves and electronics (with high honors) from the Institut National Polytechnique of Toulouse (INPT), Toulouse, France, in 2002.

From 2002 to 2003, he was a Post-Doctoral

Research Associate with the Electromagnetic Research Group, Ecole Nationale Supérieure de l'Electronique, l'Electrotechnique, d'Informatique, d'Hydraulique et des Télécommunications (ENSEEIHT), Toulouse, France. He is currently a Senior System-in-Package (SiP) Engineer with Philips Semiconductors, Caen, France, where he is involved in the standardization of design tools and methodologies for multitechnology design flows for quality and productivity enhancement. His research interests include signal processing and digital engineering, modern numerical techniques for modeling EM fields and waves, and computer-aided design of millimeter-wave, microwave circuits and optical applications.

Dr. Wane was the recipient of the 1998 Optics and Microwave Communication Systems Prize for his engineering dissertation. He was the recipient of the Genie Electrique, Electronique, Télécommunications (GEET) Award and Leopold Escande Award in 2002 for his doctoral dissertation. In 2003, his research on the development of EM tools, conducted from INPT and SUPAERO, received the Agence Nationale de Valorisation de la Recherche (ANVAR) Award presented by the French Ministry of Research.



Damienne Bajon (M'88) received the B.Sc. and M.Sc. degrees in electrical engineering from the Université Paul Sabatier, Toulouse, France, in 1981, and the Ph.D. degree in microwaves and electronics (with high honors) from the Institut National Polytechnique of Toulouse (INPT), Toulouse, France, in 1985.

Since 1985, she had been actively involved in the research activities of the Groupe de Recherche en Electromagnetisme (GRE), Laboratoire de Microondes, Ecole Nationale Supérieure de

l'Electronique, l'Electrotechnique, d'Informatique, d'Hydraulique et des Télécommunications (ENSEEIHT), Toulouse, France. In 1989, she joined the Ecole Nationale Supérieure de l'Aéronautique et de l'Espace (SUPAERO), Toulouse, France, where, since 2004, she has been a Full Professor in charge of EM research activities and teaching of numerical EM methods and microwave theory and techniques. Her research interests include EM field and computational electromagnetics and modeling techniques for integrated microwave and millimeter-waves circuits. She has been involved in the organization of several international conferences and symposia and serves as a reviewer for several journals.

Dr. Bajon was the secretary of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) French Chapter from 2004 to 2005 and is currently the vice chairman since 2005.